English
AccelChip DSP Synthesis with IP-Explorer Technology to be demonstrated at SDR Forum
Paper to be presented on finite-precision effects of the matrix inversion techniques when used in a Generalized Sidelobe Canceling (GSC) beamformer
MILPITAS, CA – November 8, 2005 – AccelChip Inc., the industry’s leading provider of semiconductor Intellectual Property (IP) and software for MATLAB® and Simulink® DSP algorithms targeting FPGAs and ASICs, will be demonstrating its new IP-Explorer™ Technology at the 2005 Software Defined Radio Technical Conference and Product Exposition in Orange County, California November 14-18, 2005 in booth #113.
The company is also presenting a paper titled, “Exploration of Least-Squares Solutions of Linear Systems of Equations with Fixed-Point Arithmetic” on Monday November 14th, at 2:00 PM. Dr. Thomas Cesear of AccelChip looks at the finite-precision effects of the Cholesky, QR, and singular value decomposition (SVD) matrix inversion techniques when used in a Generalized Sidelobe Canceling (GSC) beamformer. The paper will also be available on the AccelChip website immediately following the conference. Please visit www.accelchip.com/papers.html for more information.
During the conference exposition the company will demonstrate the AccelChip® DSP Synthesis tool which reads in floating-point MATLAB, automates conversion to fixed-point, and synthesizes RTL (VHDL or Verilog) and Simulink models along with a self-checking testbench based on the original MATLAB. In addition, it will highlight the product’s new IP-Explorer Technology now included within AccelChip DSP Synthesis version 2005.4. This new technology extends the product’s ability to rapidly explore the design space for DSP algorithms by automating macro- and micro-architecture tradeoffs of key DSP building blocks. The result is an algorithmic synthesis solution with unparalleled automation and quality of results.
In addition to AccelChip DSP Synthesis with IP-Explorer technology, the company will be showcasing the newest linear algebra DSP IP core generators recently added to the popular AccelWare® Advanced Math Toolkit. These unique generators can be used in the deployment of adaptive filter algorithms commonly found in software defined radio solutions such as smart antenna beamforming applications.
About SDR Forum
The SDR Forum will be held at the Hyatt Regency in Orange County, California from Monday, November 14 through Friday, November 18. For more information about the conference or to register for the event, please visit www.sdrforum.org.
About the Company
AccelChip Inc. is the industry’s only provider of MATLAB-based algorithmic synthesis solutions, including DSP intellectual property (IP), for embedded DSP design. The company develops and markets design tools, integrated verification flows, and parametric IP toolkits that combine to automate the development and implementation of DSP algorithms in FPGAs and ASICs. AccelChip’s proven solution integrates the domain-specific DSP design environment (MATLAB) with industry-standard hardware design flows from Aldec, Altera, Cadence, Mentor Graphics, Synplicity, Synopsys, The MathWorks, and Xilinx. Founded in 2000, AccelChip is located in Milpitas, California, and has design centers in Portland, Oregon, and Carlsbad, California. AccelChip’s Web address is www.accelchip.com.
MILPITAS, CA – November 8, 2005 – AccelChip Inc., the industry’s leading provider of semiconductor Intellectual Property (IP) and software for MATLAB® and Simulink® DSP algorithms targeting FPGAs and ASICs, will be demonstrating its new IP-Explorer™ Technology at the 2005 Software Defined Radio Technical Conference and Product Exposition in Orange County, California November 14-18, 2005 in booth #113.
The company is also presenting a paper titled, “Exploration of Least-Squares Solutions of Linear Systems of Equations with Fixed-Point Arithmetic” on Monday November 14th, at 2:00 PM. Dr. Thomas Cesear of AccelChip looks at the finite-precision effects of the Cholesky, QR, and singular value decomposition (SVD) matrix inversion techniques when used in a Generalized Sidelobe Canceling (GSC) beamformer. The paper will also be available on the AccelChip website immediately following the conference. Please visit www.accelchip.com/papers.html for more information.
During the conference exposition the company will demonstrate the AccelChip® DSP Synthesis tool which reads in floating-point MATLAB, automates conversion to fixed-point, and synthesizes RTL (VHDL or Verilog) and Simulink models along with a self-checking testbench based on the original MATLAB. In addition, it will highlight the product’s new IP-Explorer Technology now included within AccelChip DSP Synthesis version 2005.4. This new technology extends the product’s ability to rapidly explore the design space for DSP algorithms by automating macro- and micro-architecture tradeoffs of key DSP building blocks. The result is an algorithmic synthesis solution with unparalleled automation and quality of results.
In addition to AccelChip DSP Synthesis with IP-Explorer technology, the company will be showcasing the newest linear algebra DSP IP core generators recently added to the popular AccelWare® Advanced Math Toolkit. These unique generators can be used in the deployment of adaptive filter algorithms commonly found in software defined radio solutions such as smart antenna beamforming applications.
About SDR Forum
The SDR Forum will be held at the Hyatt Regency in Orange County, California from Monday, November 14 through Friday, November 18. For more information about the conference or to register for the event, please visit www.sdrforum.org.
About the Company
AccelChip Inc. is the industry’s only provider of MATLAB-based algorithmic synthesis solutions, including DSP intellectual property (IP), for embedded DSP design. The company develops and markets design tools, integrated verification flows, and parametric IP toolkits that combine to automate the development and implementation of DSP algorithms in FPGAs and ASICs. AccelChip’s proven solution integrates the domain-specific DSP design environment (MATLAB) with industry-standard hardware design flows from Aldec, Altera, Cadence, Mentor Graphics, Synplicity, Synopsys, The MathWorks, and Xilinx. Founded in 2000, AccelChip is located in Milpitas, California, and has design centers in Portland, Oregon, and Carlsbad, California. AccelChip’s Web address is www.accelchip.com.
|
||||||
Related News
- AccelChip's New IP-Explorer Technology Takes DSP Algorithm Optimization to New Heights
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Autotalks and CEVA Collaborate on World's First Global V2X Solution
- CEVA Expands Into 4G Wireless Infrastructure Market With Industry-First Vector DSP for Software Defined Radio Platforms
- Synplicity and Lattice Expand Partnership to Include DSP Synthesis
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
|
E-mail This Article | 
|
|
Printer-Friendly Page |