ElementCXI Selects ASIC Architect for PCI Express and DDRII Controller Cores
ASIC Architect demonstrates capability in PCI Express Solution Space.
Santa Clara, California -- November 21, 2005 -- ASIC Architect, Inc. today announced that ElementCXI has selected ASIC Architect’s PCI Express Dual Mode – Endpoint/Root Port Controller and DDRII Controller Cores for its SoC development.
“ASIC Architect demonstrated the potential to work with us to ensure they not only supply the PCI Express and DDRII Controller cores, but also enable our engineers by extending the value-added support/training that is essential to succeed in this high-end technology space. It has been important to us that the engineers from both companies communicate and work together to achieve results,” said Enno Wein, Chief Technology Officer, ElementCXI. “The knowledge and expertise level of ASIC Architect in the PCI Express solution space, as applied to ASIC/SoC, is commendable.”
“ASIC Architect’s focus is to deliver best-of-class PCI Express Cores and Solutions to its customers. Our products are architect-ed and designed by industry veterans with years of ASIC/SoC experience. We consider all the system level issues at the architectural level of our products,” said Kishore Mishra, President and CEO, ASIC Architect, Inc. “We are a customer-centric company. We work with our customers closely to ensure silicon success.”
About ASIC Architect Products:
ASIC Architect offers a wide range of Cores for PCI Express – Endpoint, Dual Mode – Root and Endpoint, Root Complex, Switch Port and related Solution Cores, including DDRI/II Controller Core, for ASIC and FPGA.
Key Features:
- PCI Express Specification 1.1 Compliant·
- Low Silicon Footprint·
- Low Latency·
- Supports x16, x8, x4, x2, x1 Lanes.·
- Choice of 32/64/128 bit Datapath on Application Interface·
- Choice of 8-bit or 16-bit PIPE Mode on Phy Interface·
- Technology Independent Design for ASIC, FPGA·
- Excellent Support from Core Integration through Silicon Bring-up
About PCI Express technology:
PCI Express technology is the new industry-standard I/O targeted to provide local connectivity across desktop, mobile, enterprise and communications platforms. PCI Express resides at the center of enterprise interconnect innovations anticipated across storage, networking, and clustering and workstations. Next-generation servers, utilizing PCI Express technology, will offer powerful and cost-effective computing platforms, scalable hardware building blocks, market-tested best-of-breed solutions, and enterprise-class reliability, availability, serviceability and manageability.
About ASIC Architect:
ASIC Architect, Inc. specializes in providing IP Cores, Solutions and Services in PCI Express and Advanced Switching for ASIC and FPGA. Additional information about ASIC Architect, Inc is available at http://www.asic-architectinc.com/.
About ElementCXI:
ElementCXI, located in Milpitas, CA was founded in April 2004 to provide a new system-level design methodology in which non-hardware engineers can easily, quickly and cost-effectively develop very flexible and upgradeable systems that allow end-users to customize products to their specific requirements. To learn more, see www.elementcxi.com
|
Related News
- ASIC Architect Announces the Availability of PCI Express Gen 2 Controller Cores
- ASIC Architect Announces the Availability of Configurable AMBA3 AXI Bridge for PCI Express Controller Cores
- ASIC Architect's PCI Express Switch Controller Core Passes PCI-SIG Compliance and Interoperability Testing
- ASIC Architect's Endpoint Controller for PCI Express Successfully Passed PCI-SIG Compliance and Added to the Integrators List
- ASIC Architect Announces the Availability of AMBA 2 AHB to PCI Express Bridge
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |