ICE-IP-338 High-speed XTS-GCM Multi Stream Inline Cipher Engine
New Version of Sonics Memory Scheduler Eliminates Critical SoC Design Challenge for Convergence Applications
- MemMax Version 2.0 Removes Memory Performance Bottleneck
- Improves Bandwidth, Power Consumption and Area
The massive increase in data traffic, brought about by the convergence of communications and multimedia processing on a single SoC, is driving the need to improve the efficiency of external memory accesses to and from the SoC. MemMax adds intelligence to the memory subsystem so SoC designers can achieve higher bandwidth while accelerating development times and lowering risk. The availability of a C model version of MemMax also enables SoC architects to model the expected bandwidth before chip development begins.
"With the introduction of multiple processors on an SoC, and only one port to access memory, ensuring all processors have equitable access to memory presents a very complex data flow task," says Drew Wingard, Sonics' CTO. "MemMax is a royalty free, drop-in solution providing an alternative to developing costly and time consuming in-house solutions to address this problem."
Among the new features in MemMax 2.0 is support for version 2.0 of the Open Core Protocol International Partnership (OCP-IP) specification. Other features include asynchronous boundary crossing in the memory buffers of MemMax, and an increase in operating frequencies to 333 MHz based on eight threads at the memory interface. These features were added to meet the next generation requirements of embedded SoC design that will utilize leading edge DRAM technology such as DDR and DDR2.
A compelling advantage of adding MemMax to the memory subsystem design is the ability for SoC developers to utilize compiled RAMs and consolidate the flip-flop based buffers normally distributed among the various initiator cores of an SoC into a single buffer in MemMax. This reduces total SoC die area while improving performance and lowering overall power consumption.
MemMax has been adopted by digital TV appliance, gaming console, and multifunction printer SoC developers in conjunction with Sonics' SMART Interconnects. According to Wingard, "Today we are providing a clear migration path that supports customer SoC design requirements. MemMax 2.0 is ideal for existing and future high-bandwidth applications such as data aggregation and in-home networking and entertainment."
Availability
MemMax Version 2.0 and MemMax Version 2.0 with the C model are currently available. For further information contact 1.650.938.2500 or visit www.sonicsinc.com.
About Sonics
Sonics, Inc. is the premier supplier of SMART Interconnects that deliver high SoC design predictability and increased design efficiency. Major semiconductor and systems companies including Broadcom, Samsung, Texas Instruments and Toshiba have applied Sonics' SMART Interconnects in leading products in the wireless, digital multimedia and communications markets. Sonics is a privately-held company funded by Investar Capital, Smart Technology Ventures, TL Ventures, Easton Hunt Capital, JAFCO Ventures, and H&Q Asia-Pacific. For more information, see www.sonicsinc.com
|
Related News
- Mediatek Licenses Sonics' NoC and Memory Scheduler IP
- Sonics Improves NoC Concurrency Management for SoC Designs with Multi-Channel Memory Sub-systems, Addresses Place & Route Tool Restrictions
- Sonics Unveils Industry's First IP Solution to Solve Memory Bottlenecks and Increase Memory Bandwidth Utilization
- Sonics Combines DRAM Scheduler with Synopsys Protocol Controller For Integrated High-Performance Memory Subsystem
- Sonics Memory Scheduler Improves Memory Efficiencies in High-Bandwidth SoCs
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura's Cyberthreat Intelligence Tool
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Alchip Opens 3DIC ASIC Design Services
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |