English
SIG updates Bluetooth cores roadmap
John Walko, EE Times
(11/25/2005 9:04 AM EST)
LONDON — The Bluetooth Special Interest Group is set to update its roadmap out to the third quarter of 2007, emphasizing interoperability with UWB media-access control (MAC) layers, improved security features, advanced topologies and better quality of service.
The first core release, codenamed Lisbon, is essentially complete and covers the Enhanced Data Rate 2.0 version. This will be released early next year, and according to Mike Foley, Bluetooth SIG executive director, prototyping of devices that meet the specifications should be completed by the second quarter of 2006.
The next core, dubbed Seattle, will be the first to feature the specifications coming down from the agreement with the ultrawideband community that will make Bluetooth technology compatible with UWB.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- CEVA Bluetooth® 5.4 IP Achieves SIG Qualification, Includes New Features to Address Rapidly Growing Electronic Shelf Label (ESL) Market
- Bluetooth SIG Introduces Wireless Standard for Electronic Shelf Label Market
- CEVA's Bluetooth Dual Mode 5.3 SIG Qualified Platform Offers Improved Security, Less Interference and Better Power Consumption for Wireless Audio
- CEVA's Bluetooth Dual Mode 5.2 Platform Achieves SIG Qualification, Expedites IC Design for TWS Earbuds and More
- CEVA's Bluetooth Low Energy 5.2 Platform is First IP to Receive Bluetooth SIG Qualification
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy