Silicon Logic Engineering's SPI-4 Phase 2 IP Core Integrates Easily
Eau Claire, WI -- December 8, 2005 -- SLE today announced that its System Packet Interface 4 Phase 2 (SPI-4.2) -- intellectual property (IP) core was easily integrated into Sandburst’s QE-2000 application specific integrated circuit (ASIC), a 20 Gbps full-duplex integrated traffic manager/fabric interface device for Sandburst’s award-winning HIBEAM ® Ethernet Switch Fabric. The HIBEAM ® Switching Architecture is emerging as the OEM packet fabric of choice for next generation network systems that brings new levels of performance, scale and Quality of Service to high-end enterprise backbones, data centers, and metropolitan area networks.
SLE’s SPI-4.2 is available in 9 different technologies and easily portable to new technologies. SLE’s SPI-4.2 has been used in over 25 different chips to date.
“All of SLE’s designs, including our SPI-4.2, are optimized using our Think Physical™ process to produce ASIC designs that work,” said Jeff West, President of SLE. “SLE’s experience with high-end System-On-Chip (SOC) design greatly improves the quality of the IP we offer.”
The SPI-4.2 ASIC core includes both the physical and link layers and incorporates a proprietary real-time tuning algorithm. It is a fully digital, standard cell-based implementation that requires no technology-specific PLLs or DLLs. The core is ideal for packet and cell transfer in applications such as 10 Gb/s Ethernet, OC-192 ATM, and Packet over SONET/SDH.
Developed by the Optical Internetworking Forum, the SPI-4.2 standard is fast emerging as one of the most important integration standards in the history of telecommunications and data networking. It is a high-speed interconnection for 10 Gb/s aggregate bandwidth applications.
“We are very pleased with the integration process of SLE’s SPI-4.2 and their support,” said Karen Schramm, Vice President of Engineering at Sandburst. “SLE’s SPI-4.2’s ease of use has been critical for us to successfully meet our time-to-market goals.”
About Sandburst
Sandburst ® is a fabless semiconductor company delivering adaptive silicon to power advanced Ethernet and IP switches. Sandburst’s HiBeam ® chipset provides its system vendor clients with a complete packet switching data path for Enterprise and Service Provider applications. A privately held company, Sandburst is financed by leading venture capital investors. Sandburst services the worldwide networking market from its headquarters in Andover, MA. For more information, see http://www.sandburst.com .
About Silicon Logic Engineering
SLE specializes in right-first-time, leading edge, digital ASIC and system design services that address all aspects of complex ASIC development from concept to silicon. SLE's proven and repeatable Think Physical design process, tools, and semiconductor intellectual property reduce time-to-market and are provided by one of the most experienced VLSI design teams in the industry. Founded in 1996 by former Cray Research engineers, SLE is headquartered in Eau Claire, Wisconsin. For more information, visit us at http://www.siliconlogic.com .
|
Related News
- Silicon Logic Engineering SPI 4 Phase 2 is Silicon Proven
- LEDA Systems ® and Modelware ® Announce Partnership for Silicon Proven SPI 4 Phase 2 Semiconductor IP providing 10 Gb/s Transport Solutions for Communications Systems-on-a-Chip.
- Silicon Logic Engineering is Awarded $2.2 Million
- Jeda Technologies Announces PCI-X, SPI-4, Ethernet, ARM AMBA Verification IP at DAC
- TriCN'S SPI-4.2 I/O Interface Technology Supports NPFSI, SFI and SPI Standards
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |