English
Process Detector (For DVFS and monitoring process variation)
Quality, easy integration are on IP 'must have' list
Ron Wilson, EE Times
(12/12/2005 9:00 AM EST)
Increasing cost and complexity in semiconductor intellectual property has forced system-on-chip (SoC) manufacturers to examine the make-vs.-buy trade-off with renewed interest. However, while those trends have mitigated some of the risks associated with new IP development, new challenges have crept up. The challenge going forward is one of IP selection by teams with partial or nonexistent expertise in the IP cores being considered.
Some of the key areas where we see IP selection trends evolving over the next two to three years are in IP quality evaluation, ease of IP integration, performance validation, signaling of vendor maturity and the ability to easily reconfigure IP. Our predictions for the future in these areas are presented below.
(12/12/2005 9:00 AM EST)
Increasing cost and complexity in semiconductor intellectual property has forced system-on-chip (SoC) manufacturers to examine the make-vs.-buy trade-off with renewed interest. However, while those trends have mitigated some of the risks associated with new IP development, new challenges have crept up. The challenge going forward is one of IP selection by teams with partial or nonexistent expertise in the IP cores being considered.
Some of the key areas where we see IP selection trends evolving over the next two to three years are in IP quality evaluation, ease of IP integration, performance validation, signaling of vendor maturity and the ability to easily reconfigure IP. Our predictions for the future in these areas are presented below.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- M31 Once Again Ranked Among Forbes' "Asia 200 Best Under a Billion" List
- NEDO Approves Rapidus' FY2024 Plan and Budget for "Research and Development of 2nm-generation semiconductor integration technology and short TAT manufacturing technology based on Japan-US collaboration"
- Siemens' new Calibre DesignEnhancer boosts Samsung Foundry design quality and speeds time to market
- Secure-IC announces the integration of Securyzr™ technology in MediaTek's new flagship smartphone chip, Dimensity 9300
- Accellera's Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset