English
Quality, easy integration are on IP 'must have' list
Ron Wilson, EE Times
(12/12/2005 9:00 AM EST)
Increasing cost and complexity in semiconductor intellectual property has forced system-on-chip (SoC) manufacturers to examine the make-vs.-buy trade-off with renewed interest. However, while those trends have mitigated some of the risks associated with new IP development, new challenges have crept up. The challenge going forward is one of IP selection by teams with partial or nonexistent expertise in the IP cores being considered.
Some of the key areas where we see IP selection trends evolving over the next two to three years are in IP quality evaluation, ease of IP integration, performance validation, signaling of vendor maturity and the ability to easily reconfigure IP. Our predictions for the future in these areas are presented below.
(12/12/2005 9:00 AM EST)
Increasing cost and complexity in semiconductor intellectual property has forced system-on-chip (SoC) manufacturers to examine the make-vs.-buy trade-off with renewed interest. However, while those trends have mitigated some of the risks associated with new IP development, new challenges have crept up. The challenge going forward is one of IP selection by teams with partial or nonexistent expertise in the IP cores being considered.
Some of the key areas where we see IP selection trends evolving over the next two to three years are in IP quality evaluation, ease of IP integration, performance validation, signaling of vendor maturity and the ability to easily reconfigure IP. Our predictions for the future in these areas are presented below.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- M31 Once Again Ranked Among Forbes' "Asia 200 Best Under a Billion" List
- NEDO Approves Rapidus' FY2024 Plan and Budget for "Research and Development of 2nm-generation semiconductor integration technology and short TAT manufacturing technology based on Japan-US collaboration"
- Siemens' new Calibre DesignEnhancer boosts Samsung Foundry design quality and speeds time to market
- Secure-IC announces the integration of Securyzr™ technology in MediaTek's new flagship smartphone chip, Dimensity 9300
- Accellera's Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X