Love-hate relationship: EEs and IP
(12/12/2005 9:00 AM EST)
There's an inherent contradiction in how engineers think about intellectual property. On the one hand, they seek out IP, expecting it to reduce their design time, resource requirements and risk. On the other hand, they believe that adopting external IP will introduce unknown risks into the design. They assume, based on prior experience, that the IP will not function entirely as described, that it will not drop smoothly into the chip design, that it will require some tweaks to work in their tool flow and that the verification support for the block may be, at best, lame.
So what is going on here? Are engineers simply irrational about IP? Not really.
Knowing that IP is necessary in order to meet schedules, engineers find it. But knowing that integrating the IP will not be a pushbutton process, they search at least as much for a vendor that will work with them on integration and verification as for exactly the right piece of IP. In fact, they may ask a trusted vendor to develop a block it doesn't currently offer.
The centrality of vendor relationships was one of a number of interesting points that emerged from our study of intellectual-property selection habits. Another was simply the pervasiveness of the problem-solving ethos in which engineers are trained. In our focus groups, many engineers said their approach to IP selection was quite ad hoc. Yet in the large-sample study, we learned that even those who thought they were having an easy time of it followed essentially the same process as those who considered the problem difficult and approached it formally.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Valens Semiconductor and Intel Foundry Services Announce Strategic Relationship for Next Generation A-PHY Product
- Avery Design Partners with Marquee Semiconductor to Provide Sales, Support in India, and Deepens its Relationship to Prime Marquee's SoC Solution Platform
- Spectral & NSCore Announce Strategic Relationship that Significantly Expands Access and Distribution of MTP/OTP Memory Compilers to accelerate SOC integration of NVRAM & Low Power SRAMs for IOT applications
- Crossbar Announces Licensing Relationship Agreement With Microsemi
- SiFive and Microsemi Expand Relationship with Strategic Roadmap Alignment and a Linux-Capable, RISC-V Development Board
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset