Love-hate relationship: EEs and IP
(12/12/2005 9:00 AM EST)
There's an inherent contradiction in how engineers think about intellectual property. On the one hand, they seek out IP, expecting it to reduce their design time, resource requirements and risk. On the other hand, they believe that adopting external IP will introduce unknown risks into the design. They assume, based on prior experience, that the IP will not function entirely as described, that it will not drop smoothly into the chip design, that it will require some tweaks to work in their tool flow and that the verification support for the block may be, at best, lame.
So what is going on here? Are engineers simply irrational about IP? Not really.
Knowing that IP is necessary in order to meet schedules, engineers find it. But knowing that integrating the IP will not be a pushbutton process, they search at least as much for a vendor that will work with them on integration and verification as for exactly the right piece of IP. In fact, they may ask a trusted vendor to develop a block it doesn't currently offer.
The centrality of vendor relationships was one of a number of interesting points that emerged from our study of intellectual-property selection habits. Another was simply the pervasiveness of the problem-solving ethos in which engineers are trained. In our focus groups, many engineers said their approach to IP selection was quite ad hoc. Yet in the large-sample study, we learned that even those who thought they were having an easy time of it followed essentially the same process as those who considered the problem difficult and approached it formally.
E-mail This Article | Printer-Friendly Page |
Related News
- Valens Semiconductor and Intel Foundry Services Announce Strategic Relationship for Next Generation A-PHY Product
- Avery Design Partners with Marquee Semiconductor to Provide Sales, Support in India, and Deepens its Relationship to Prime Marquee's SoC Solution Platform
- Spectral & NSCore Announce Strategic Relationship that Significantly Expands Access and Distribution of MTP/OTP Memory Compilers to accelerate SOC integration of NVRAM & Low Power SRAMs for IOT applications
- Crossbar Announces Licensing Relationship Agreement With Microsemi
- SiFive and Microsemi Expand Relationship with Strategic Roadmap Alignment and a Linux-Capable, RISC-V Development Board
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards