5V Library for Generic I/O and ESD Applications TSMC 12NM FFC/FFC+
On-chip nets look to rewire next-gen ICs
(12/26/2005 9:00 AM EST)
Santa Cruz, Calif. — Silistix Ltd. and STMicroelectronics have come up with very different approaches to a widespread problem: how to keep the fixed buses that link today's systems-on-chip from running out of steam.
Startup Silistix may have the most revolutionary plan. The company announced last week that it is developing electronic design automation and intellectual-property (IP) support for its Chain interconnect fabric. Chain is a self-timed, packet-based network built on extensive academic research in asynchronous logic, which supporters believe can solve a range of problems in ASIC and application-specific standard-product design.
STMicroelectronics, meanwhile, offered a December preview of its STNoC, a synchronous network-on-chip that comes with a new, ringlike "Spidergon" topology for connecting IP blocks. It offers a next-generation alternative to the current STBus, and will be available for both internal projects and external ASIC customers after test chips are run sometime next year.
Champions of the relatively new network-on-chip concept aim to replace fixed buses with a packet-based approach and a layered methodology. Advocates say it will provide much faster data transmission, more flexibility and easier IP reuse compared with conventional shared buses. But some research implementations have also resulted in area and power overhead, and a potential hit in latency.
Related News
- Sunplus Technology Picks Cadence Transaction-Level Modeling Flow for Next-Gen Multimedia ICs
- Reducing Power in Next-Gen Processors and IP
- OKI Implements Sarnoff's Takecharge On-Chip ESD Protection In High-Voltage ICs
- Networking concepts inspire next-gen SoCs
- Next-gen memory market to reach $66 billion
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |