English
Stacked SRAM cells support programmable startup
Peter Clarke, EE Times
(12/23/2005 11:15 AM EST)
LONDON — Viciciv Technologies Inc. is a startup company that appears to be preparing to enter the FPGA or programmable ASIC market, using patented stacked SRAM cell technology.
The company has been assigned a patent that appears to cover the construction of an SRAM inverter pair stacked vertically or with the SRAM laid out in single plane stacked on top of logic transistors.
At its website Viciciv (Sunnyvale, Calif.) claimed its goal is to create a “new paradigm for ASIC and ASSP design” It also claimed to have an innovative technology to simplify system design with time to market, ease of use, low cost and high performance ASICs. However, no details are provided at the website.
(12/23/2005 11:15 AM EST)
LONDON — Viciciv Technologies Inc. is a startup company that appears to be preparing to enter the FPGA or programmable ASIC market, using patented stacked SRAM cell technology.
The company has been assigned a patent that appears to cover the construction of an SRAM inverter pair stacked vertically or with the SRAM laid out in single plane stacked on top of logic transistors.
At its website Viciciv (Sunnyvale, Calif.) claimed its goal is to create a “new paradigm for ASIC and ASSP design” It also claimed to have an innovative technology to simplify system design with time to market, ease of use, low cost and high performance ASICs. However, no details are provided at the website.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Korean Ministry of SMEs and Startups selects Arm Flexible Access to support local startup companies
- Startup Runs AI in Novel SRAM
- Sidense Demonstrates Working One-Time Programmable (OTP) Bit Cells in TSMC 16nm FinFET Technology
- Startup Slashes SRAM Power With Standard Logic Process
- Xilinx Extends Leadership in Avionics with Certifiable, All Programmable Design Solutions and Dedicated Support
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models