Nero Demonstrates AVC/H.264 High Profile Decoding IP Core at CES 2006
This solution has very low hardware requirements and supports Baseline, Main, Extended and High Profile. It synthesizes with major digital cell libraries, and can decode SD content with as low as 50MHz frequency, and HD 1080p and 1080i with 200MHz. It is optimized for low internal SRAM usage and provides pixel-perfect output with AVC/H.264 compliance streams and "real world" streams of different encoders from the market.
The Nero AVC decoder IP core accesses DDR or SDRAM memory over a 64-bit shared bus, making it simple to integrate with existing SoC designs. The IP core streams in source video via serial, PCI, or Ethernet, and other interface types can be implemented in a custom silicon solution along with various video controller options.
Nero is strongly supporting AVC/H.264 adoption and is therefore offering a very competitive pricing structure for this high end IP Core.
Demonstrations using a board with single FPGA for HD decoding are taking place during CES 2006 at the Nero booth South Hall 1 #21568.
About Nero
Nero (www.nero.com) develops and distributes the world's leading digital media solutions for consumers and professionals. Today more than 200 million users worldwide rely on Nero's award-winning and trusted, industry approved applications to manage the needs of the connected digital home and forward-thinking corporations.
Nero's rapidly-growing portfolio of products defines new levels of innovation in the company's three key areas of focus: Digital Media Solutions - delivering multimedia applications for audio, video, photo and TV capturing, editing, burning, managing and sharing; Audio and Video Compression Technologies - providing world-class interoperable standards-based solutions for encoding and decoding digital content with support for Next Generation HD and popular handheld formats; and VoIP Solutions - providing cost-effective voice, text and video communication over the Internet for home and business.
Nero products are globally distributed by leading hardware manufacturers, international distribution partners and online portals, and can be purchased directly at www.nero.com. Nero provides worldwide coverage through Nero AG, based in Karlsbad, Germany and two subsidiaries: Nero Inc. in Glendale, California, USA and Nero K.K. in Yokohama, Japan.
|
Related News
- Nero Announces Design Win With VIA Technologies, Inc.; Nero Digital IP Core to Provide Future VIA Products with AVC/H.264 High Profile Solution for SD and HD Video Decoding
- Xilinx And 4i2i Demonstrate H.264/AVC High Profile Decoder In An FPGA
- WWComs Announces High Profile HD H.264/AVC Encoder at the National Association of Broadcasters Show
- Xilinx Announces High Definition Real-Time MPEG4 AVC/H.264 Encoder Solution
- ATEME Releases Revolutionary Single-Chip Main Profile MPEG-4 AVC/H.264 Encoder
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |