English
Sidense offers One-Time-Programmable (OTP) macro in UMC's 130nm Logic CMOS process
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Ottawa, Canada – January 9th, 2005 – Sidense Corp. announced today that it has developed an embedded non-volatile memory (NVM) intellectual property (IP) core, targeted towards UMC’s 130nm standard logic digital CMOS process.
"We are proud to announce that our 1T-FuseTM technology has been silicon proven in UMC’s 130nm logic CMOS process. This allows UMC’s customers to design their SOC’s using our cost-effective, secure and embedded OTP memory" said Xerxes Wania, President and C.E.O. of Sidense Corp. "We have designed and tested several mega bits of our 1T-FuseTM memory so that UMC’s customers have a choice for OTP memory for low bit applications such as Unique ID and RFID as well as, applications that require larger blocks, such as storage of boot processor code, replacement of external FLASH and MASK programmable ROMs”.
Sidense’s OTP memory macros do not require any additional masks or process steps, and utilize only one transistor as a memory cell, positioning it as a leader in area efficient, secure, and low power, NVM IP core solutions.
About UMC
UMC (NYSE: UMC, TSE: 2303) is a leading global semiconductor foundry that manufactures advanced process ICs for applications spanning every major sector of the semiconductor industry. UMC delivers cutting-edge foundry technologies that enable sophisticated system-on-chip (SoC) designs, including volume production 90nm, industry-leading 65nm, and mixed signal/RFCMOS. UMC’s 10 wafer manufacturing facilities include two advanced 300mm fabs; Fab 12A in Taiwan and Singapore-based Fab 12i are both in volume production for a variety of customer products. The company employs approximately 10,500 people worldwide and has offices in Taiwan, Japan, Singapore, Europe, and the United States. UMC can be found on the web at http://www.umc.com.
About Sidense
Sidense Corp., focuses on developing Non-Volatile Memory (NVM) intellectual property (IP) cores to be embedded onto standard logic digital CMOS Application Specific Integrated Circuits (ASICs) and custom Integrated Circuits (ICs). Sidense’s 1T-FuseTM technology is most suitable for feature sizes of 130, 90, 65nm and smaller. Potential applications include electrical fuse, FLASH and MASK programmable ROM replacement, code storage, RFID, Unique ID, encryption, key storage and in Digital Rights Management. They currently have offices in Mississauga and Ottawa, Canada. For further information regarding Sidense’s products, please visit the website http://www.sidense.com.
|
||||||
Related News
- eMemory Collaborates with MagnaChip to Offer One Time Programmable Macro for 0.18 um CMOS Process
- Virage Logic's AEON(R) Becomes the First Multi-Time Programmable Embedded Non-Volatile Memory Available on a Standard CMOS Process Qualified to Rigorous Automotive Standard AEC-Q100
- Sidense Qualifies 1T-Fuse(TM) in UMC's 130nm Process
- Sidense to Deliver OTP Cores in UMC's 90nm and 65nm Process Nodes
- Impinj Announces Availability of AEFuse Memory – World's First Multi-Time Programmable Fuse in Standard Logic CMOS
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |