eInfochips Offers SystemVerilog Migration Services from Legacy Verification Environments
Ahmedabad, India and Santa Clara, CA - January 20, 2005-- eInfochips, Inc., a leading silicon and product design services firm with spec-to-silicon-to-system capabilities, today announced the availability of comprehensive verification migration services to speed the transition from and other legacy languages and environments to the widely supported IEEE 1800 SystemVerilog hardware design and verification language. In addition, eInfochips has joined Synopsys' SystemVerilog Catalyst Program and will extend its VeriSuite verification package to support SystemVerilog.
eInfochips' SystemVerilog migration services enable companies to easily take advantage of legacy verification environments while adopting the widely supported industry standard SystemVerilog hardware design and verification language. Services include translation of verification components such as bus functional models, bus monitors and random traffic generators; migration of existing test suites; and validation of migrated verification environments. These services take advantage of eInfochips' extensive verification know-how with a wide range of high-level verification languages and methodologies.
"eInfochips and Synopsys have worked together to move customers from legacy environments to a VCS® Native Testbench (NTB) environment for up to five times faster verification performance through Synopsys' NTB Migration Service program," said Steve Smith, senior director of Marketing, Verification Group, Synopsys. "By joining the SystemVerilog Catalyst Program, eInfochips will further enhance its SystemVerilog expertise and help ensure that customers experience the design and verification productivity and quality benefits of SystemVerilog."
"The constantly increasing complexity of SoCs has made verification more challenging," said Pratul Shroff, president and CEO, eInfochips. "With SystemVerilog steadily gaining ground as the next-generation language for verification, we're confident of providing faster and more integrated verification to our customers migrating from to the SystemVerilog standard. The SystemVerilog Catalyst Program will enable us to provide enhanced services to our customers in the system-level verification area."
About eInfochips
eInfochips Inc., based in Santa Clara, is a leading provider of cutting edge ASIC design and verification services, Embedded systems solutions and IP cores. Their capabilities extend from Specification to System, with knowledge on ASIC design & verification, physical design, board design and embedded firmware development. The company's India and US design centers have delivered SoC and embedded solutions to a variety of customers thus increasing their cost-effectiveness, reducing their time-to-market and growing their market strength. A partial list of customers includes IDT, Inter Digital, ATI, Agere Systems, Rambus, Texas Instruments, Cypress Semiconductors and Broadcom. For more information on eInfochips, visit www.einfochips.com.
|
Related News
- nSys Offers World's Largest Portfolio of Verification IPs for OVM-Based SystemVerilog Environments
- eInfochips Offers VeriSuite, One of the Industry's Most Comprehensive Verification Services Package and IP Library
- eInfochips announces MIPI SystemVerilog Verification IP
- eInfochips announces AVM 3.0 & OVM Compliant SystemVerilog AMBA AHB Verification IP
- Denali and Mentor Team Up to Enable Verification IP for SystemVerilog Verification Environments
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |