STMicroelectronics Completes Transition of Small Page NAND Flash Family to 90nm Technology
Geneva, January 19,2006 - STMicroelectronics (NYSE: STM) today announced full availability of its ‘Small Page’ NAND Flash memory family in 90nm process technology. The completion of the transition of 128-Mbit, 256-Mbit and 512-Mbit devices to this advanced manufacturing process establishes the family at the leading edge of NAND technology, and will provide cost-saving storage solutions for products such as digital cameras, PDAs, GPS navigation systems, low-density Flash cards, USB drives, printers, set-top boxes, digitalTV, car multimedia systems and multimedia mobile handsets.
The NAND Flash devices provide ultra-fast data throughput and erase capability. The Address lines and Data Input/Output signals of all members of the family are multiplexed onto an 8-bit bus, reducing pin count, and allowing the use of a modular NAND interface which enables systems to be adapted to use higher (or lower) density devices without changing the device footprint.
A software tool chain available from ST allows the rapid development of products using the new memory chips, and can also help to extend their useful life. Tools include Error Correction Code (ECC) software; Bad Block Management (BBM) to recognize and replace a block that fails an Erase or Program operation by copying its data to a valid block; Wear Leveling algorithms to optimize the aging of the device by distributing Erase and Program operations among all the blocks; File System OS Native reference software; and hardware simulation models.
Memory is organized into 16 KB blocks, each of which is divided into pages of 512 bytes, plus 16 spare bytes per page, that can be read and programmed by page. Spare bytes are typically used for Error Correction Codes, software flags or Bad Block identification. A Copy Back Program mode enables data stored in one page to be programmed directly into another without the need for external buffering, a feature that is typically used to move the data if a Page Program operation fails due to a defective block. A Block Erase command with an erase time of 2ms is provided. Each block is specified for 100,000 Program and Erase cycles, and 10-year data retention.
Devices have a ‘Chip Enable Don’t Care’ feature, which simplifies the microcontroller interface and streamlines the use of NAND Flash in combination with other types of memory such as NOR Flash and xRAM – memory combinations are often used where faster devices are needed for code and working memory, while using the much lower cost and higher density NAND memory for large file storage. A unique device ID can be factory programmed, and a User Programmable Serial number supports increased security in the target application.
The 90nm Small Page NAND Flash family is available in volume now, with the following features:
Reference | Array Organization | Operation Voltage | Package |
NAND-128Mbit | 32 pages x 1024 blocks | 2.7 to 3.6V | TSOP48 |
NAND-256Mbit | 32 pages x 2048 blocks | 1.7 to 1.95V 2.7 to 3.6V | TSOP48 VFBGA55 8x10 |
NAND-512Mbit | 32 pages x 4096 blocks | 1.7 to 1.95V 2.7 to 3.6V | TSOP48 VFBGA63 9x11 |
Pricing starts at $3 (128 Mbit), $4 (256 Mbit) and $5 (512-Mbit) in quantities of 100,000 pieces.
About STMicroelectronicsSTMicroelectronics is a global leader in developing and delivering semiconductor solutions across the spectrum of microelectronics applications. An unrivalled combination of silicon and system expertise, manufacturing strength, Intellectual Property (IP) portfolio and strategic partners positions the Company at the forefront of System-on-Chip (SoC) technology and its products play a key role in enabling today's convergence markets. The Company's shares are traded on the New York Stock Exchange, on Euronext Paris and on the Milan Stock Exchange. In 2004, the Company's net revenues were $8.76 billion and net earnings were $601 million. Further information on ST can be found at www.st.com.
|
Related News
- STMicroelectronics Moves 128-Mbit NAND Flash Chip to 90nm Production Technology
- Arasan Chip Systems Completes Memory Offering With Software Package
- Lattice Announces Extensive IP Portfolio For New 90Nm Flash LatticeXP2 FPGA Family
- Arasan proudly releases its Radiation Hardened NAND Flash IP
- Global NAND Flash Revenue Fell by 24.3% QoQ for 3Q23 as Suppliers Made Large Price Concessions That in Turn Impacted Their Results, Says TrendForce
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |