Innovative Silicon Inc. Announces Silicon Validation of Z-RAM Technology
- ``Outstanding'' Results Demonstrated on 90nm Processes
- Z-RAM Proven Far More Resistant to Soft Errors Than SRAM Technologies
"This is a real inflection point for ISi," stated Mark-Eric Jones, president and CEO of ISi. "The technical validation we have achieved, coupled with our recent announcement with AMD, demonstrates the value of our technology to leading semiconductor manufacturers."
ISi's Z-RAM technology was created to solve one of the biggest challenges for SOC designers, how to shrink die sizes when memory dominates chip area and cost. With Z-RAM IP, IC manufacturers gain the benefit of having more dense memory which in turn means their SOCs, developed on SOI, can be produced at lower cost than those on bulk CMOS silicon.
"We achieved outstanding results in these 90nm technologies," noted Dr. Pierre Fazan, co-founder and CTO of ISi. "I am particularly excited about our Soft Error Rate (SER) data obtained on multi-megabit memory macros. This data shows our memory IP is an order of magnitude better than embedded SRAM technologies and comparable to the leading embedded DRAM technologies. This, coupled with our density and performance advantages, makes Z-RAM the ideal solution for anyone using large blocks of embedded memory."
Z-RAM Background
ISi's Z-RAM (Zero-Capacitor DRAM) technology uses a single transistor to create an extremely dense, high-performance memory instance. Embedded SRAM is the most widely used embedded memory technology and is based on a six transistor cell. Embedded DRAM is a less-widely used technology that uses a single transistor, single capacitor structure, providing much greater density than SRAM, but with lower performance, and, typically requiring changes to the semiconductor process.
Z-RAM harnesses the Floating Body (FB) effect of Silicon On Insulator (SOI) devices that enables state storage without a capacitor storage device. Because the memory cell uses only a single transistor, Z-RAM is typically twice the density of embedded DRAM and 5 times the density of embedded SRAM, yet requires no exotic materials, no extra mask steps, and no new physics. Since embedded memories can comprise 70 percent of the area of a complex IC such as a microprocessor, memory density can be the single most important factor to overall system cost.
About Soft Error Rates
All semiconductor memories are subject to bit errors caused by radiation. At terrestrial altitudes, the predominant sources of radiation include both cosmic rays and alpha particle radiation from radioisotopic impurities in the package and chip materials. When a bit error occurs, the affected memory cell will change to the opposite state - a '1' will become a '0', and vice versa. This is known as a "Soft error" since the semiconductor device is not damaged and the error is removed once the correct value is restored to the memory cell. The rate at which these errors occur is known as the Soft Error Rate (SER), and, at a high enough level, these errors can significantly impact system reliability.
Recent analysis of ISi's Z-RAM technology performed by accelerated testing demonstrates that it is an order of magnitude less susceptible to the effects of ionizing radiation than embedded SRAM - the dominant embedded memory technology - and is comparable to leading embedded DRAM technologies.
About Innovative Silicon
Incorporated in 2002, Innovative Silicon was founded to develop and commercialize Floating Body effect memory for SoC/MPU products used in diverse applications including microprocessors, handheld computers, games consoles, cellular communications devices, and cameras. The company closed its first round of VC funding in 2003, completed its first 90nm megabit Z-RAM memory designs in 2004 and its first 65nm designs in 2005. The company is incorporated in the USA with R&D in Lausanne, Switzerland. For more information see http://www.z-ram.com.
|
Related News
- Innovative Silicon's Z-RAM Ultra-Dense Memory Now Backed by 21 Patents
- Innovative Silicon's Z-RAM Ultra Dense Memory IP Now Backed by 10th Patent; Memory Innovator Has 41 Additional Patents Pending and 5 U.S. Applications Allowed
- Innovative Silicon Inc. Ramps for Growth of Z-RAM Memory IP with New Silicon Valley Headquarters
- Innovative Silicon Announces Jeff Lewis Will Head Worldwide Marketing; IP Industry Innovator Rounds Out Executive Team for Z-RAM Embedded Memory Company
- Innovative Silicon launches new Z-RAM technology that doubles embedded DRAM density for SoCs
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |