ProDesign Sets New Standards for High-Speed Verification with CHIPit Platinum V4
San Jose/Munich, - January 23, 2006 - ProDesign, a leading supplier of high-speed ASIC and SoC verification platforms, today announced the launch of CHIPit® Platinum V4 DATE 2006 (Munich, March 7-9). The new member of the company's CHIPit Platinum series features an enhanced system architecture based on latest Xilinx Virtex4 FPGA technology, new debugging features and new software for system design implementation.
CHIPit Platinum V4 is the first ASIC prototyping system on the market that can handle up to 21 Xilinx Virtex4 FPGAs with a flexible programmable connection topology for a large number of different configurations. This scalable system can be chosen as version with 3, 6, 9, 12, 15, 18 or 21 Xilinx Virtex4 FPGAs (XC4VLX100/160/200) and can handle designs from 2.3-20 million ASIC gates. This scalability enables users for example to start with a system configuration of six FPGAs and later upgrade easily to a configuration with 9, 12, 15, 18 or 21 FPGAs. A patented 3D switching technology allows for architectural trade-off optimizations with different design structures of the SoC design to achieve highest performance up to 200MHz. As soon as more than two FPGAs are necessary for verification, the system's connection topology can be changed in software at any time - which is a vital requirement with regard to the re-usability of the system for other projects.
Other major enhancements of CHIPit Platinum V4 are new debugging features including host-controlled debugging and separate debugging interfaces as well as an enhanced debugging and system handling software package.
CHIPit Platinum V4 gives ASIC & SoC design and verification engineers unprecedented speed and flexibility to validate algorithm performance and to verify and debug their ASIC designs. This very cost-effective and flexible solution for all stages of hardware-assisted verification - in the initial phases of algorithm creation, during the basic IP development and debugging, or when early prototyping for software development and verification is necessary - shortens the time to market by eliminating costly respins and by providing an early prototype for the software development.
"We are excited to introduce the second generation of the CHIPit Platinum series with CHIPit Platinum V4, hereby once again setting a new standard for high-speed ASIC verification," said Gunnar Scholl, ProDesign's Director of Marketing and Business Development. "Due to the increasing complexity of today's ASIC designs, our customers constantly demand more capacity, a higher performance and best debugging capabilities. With CHIPit Platinum V4 was developed with the input and help of our key customers, resulting in a very cost effective ASIC verification system solution that fulfills highest requirements concerning capacity, speed, flexibility and debugging capabilities. We are proud to say that we already shipped the first fifteen CHIPit Platinum V4 systems to key customers. This number emphasizes the acceptance of our new high-speed rapid prototyping system, and shows us that we are on the right way."
Like the previous version, CHIPit Platinum V4 is a standalone system that communicates with the host via ProDesign's proprietary 528 Mbit UMRBus communication system technology, allowing for multiple independent communication channels between host and design to be set up for interaction with the ASIC design. Users can choose between a C/C++ and a Tcl/Tk programming interface and have the option to store and load the configuration data with an integrated CF card interface.
The software package
CHIPit Platinum V4 comes with a comprehensive software package including CHIPit Manager, Visibility Tool, HDL Bridge and Signal Tracker. The CHIPit Manager for complete project administration and system configuration supports design implementation (synthesis/place & route) and handles design partitioning on the prototyping system. The Visibility Tool eases debugging of the design by executing the internal design signals after synthesis/place & route which can then be analyzed for example with tools such as logic analyzers. Other highlights for debugging are 'HDL Bridge' and 'Signal Tracker'. HDL Bridge is a powerful tool that provides a direct link between a simulation environment (RTL or gate level) to part or the whole DUT (design under test) that is loaded in the CHIPit system. This ensures that the entire design or parts of it run in hardware already in the simulation phase. Combined with Signal Tracker for visualization of the internal signals in the simulator, the designer is provided with an ideal solution for rapid design debugging.
About CHIPit hardware-assisted verification platforms
The CHIPit line provides an integrated set of tools with debug capabilities that provide a dual solution for hardware and software verification and validation throughout the project life cycle. Based on FPGAs, modular CHIPit platforms give design engineers unprecedented speed and flexibility to validate algorithm performance, verify hardware implementation, and assist in hardware/software co-development and co-verification. The CHIPit platforms can handle capacities up to 10 million ASIC gates and run at system speeds of up to 200MHz. Over 150 CHIPit systems are installed worldwide at customers including ST Microelectronics, Philips Semiconductors, Thomson Multimedia, Sony Semiconductors and many more.
ProDesign USA is dedicated to the sales and support of the complete family of CHIPit hardware-assisted verification platforms for ASIC and SoC developers in North America. The parent company, ProDesign Electronics Corporation, has headquarters in Munich, Germany. The privately held company was founded in 1981 and has over 80 employees, with various facilities for research, design, and sales in Germany, France and the U.S. The company's products and services include the CHIPit family of hardware-assisted verification tools, hardware and software development, and image processing solutions.
|
Related News
- Pro Design launches new CHIPit prototyping board for the verification of high-speed interfaces
- ProDesign unveils CHIPit Gold Edition Pro, a new high-speed prototyping platform
- EVE's ZeBu Proven High-Speed Verification Solution for IBM PowerPC 405, 440 SoC Designs
- IP Cores, Inc. Announces a Family of High-Speed AES/GCM IP Cores Supporting IEEE 802.1AE and P1619.1 Standards
- MoSys and Open-Silicon Pound Tharas Systems Design Into Production; Tharas Systems Hammer(R) Verification Appliances Powered by Large Number of High-Speed 1T-SRAM Memory
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |