OCP-IP Hosts 2nd Annual OCP-IP Pavilion at DATE; Conference Within a Conference Discusses Trends and Insight Surrounding IP Reuse
PORTLAND, Ore.--Feb. 1, 2006--The Open Core Protocol International Partnership (OCP-IP) will again feature a conference-within-conference program at the Design Automation and Test Europe (DATE) held 6-10 March 2006 in Munich, Germany. The Pavilion will host exhibits from several OCP-IP member companies including CAST, Jeda Technologies, Nascentric, Sonics, TransEDA and Yogitech. The Pavilion is an open discussion forum in the midst of Europe's largest electronic system design exhibition. The pavilion program will combine expert panel sessions and papers, offering visitors a view into key technical trends and insight into the SoC market of the future.
Papers and panels will encompass the diverse issues surrounding re-usable IP, such as: IP development, purchasing, interconnect, verification and testing, IP quality, network on chip (NOC) and more.
Presentations will be given by many OCP-IP member companies including: CAST, CoWare, First Silicon Solutions, Jeda Technologies, Mentor Graphics, Nascentric, Nokia, OnDemand, Sonics, Summit Design, TransEDA, Yogitech, and many more. Panels will include: "It's physics, not logic: Raising abstraction back to the transistor," "Reviving Productivity with ESL and FPGA Platforms," "Competition vs. Partnership: Turning partnerships into improved business results" and others.
For more information on the OCP-IP DATE Pavilion see www.ocpip.org.
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants include: Nokia (NYSE:NOK), Texas Instruments (NYSE:TXN), Toshiba Semiconductor Group (including Toshiba America TAEC), and Sonics. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is affiliated with the VSI Alliance. For additional background and membership information, visit www.OCPIP.org.
|
Related News
- OCP-IP Releases OCP Debug Socket Specification 2.0
- OCP-IP Releases OCP 3.1 Specification into Member Review
- OCP-IP Highlights Successful Implementation of Advanced OCP Features in Leading-Edge Designs
- OCP-IP Partners with Duolog Technologies to Provide OCP Performance Analysis Solution
- OCP-IP Provides Virtual Platform Leveraging Advanced OCP SystemC TLM Modeling Kit
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |