Startups say ESL adoption accelerating
(02/01/2006 2:07 PM EST)
SAN FRANCISCO — The adoption of electronic system level (ESL) design methodology is accelerating, according to a pair of Waltham, Mass.-based startups, Bluespec Inc. and Carbon Design Systems Inc., each of which touted business expansion this week.
According to Shiv Tasker, Bluespec CEO, designers are beginning to use ESL for more complex circuits, such as main system interconnects, direct memory access controllers, processor cores and physical layers of peripherals.
Tasker said Bluespec, which provides technology that synthesizes SystemVerilog design and verification assertions into Verilog 1995 RTL, is seeing a lot of interest from companies working on chips for the H.264 video compression standard. Because H.264 offers three different profiles, Tasker said, designers are grappling with a lot of implementation choices.
Related News
- Avery Design Systems Announces Verification Support for New UCIe standard, Accelerating Adoption of Chiplet Interconnect Protocol
- RISC-V Celebrates Incredible Year of Growth and Progress, Ratifying Multiple Technical Specifications, Launching New Education Programs, and Accelerating Broad Industry Adoption
- Altera Announces Industry's First FPGA Support for OpenCL - Eases the Adoption of FPGAs for Accelerating Heterogeneous Systems
- Xilinx Launches ESL Initiative to Accelerate Adoption of System Level Design for FPGAs
- Celoxica and Philips TASS Team to Accelerate ESL Adoption in Europe
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |