English
Xelic Announces Family of SONET/SDH Transport Processor Cores for Integration into FPGA or ASIC Networking Applications
Rochester, NY -- February 7, 2006 -- Xelic, Inc., a leading provider of Networking Intellectual Property and Engineering Design Services today announced the immediate availability of their Family of SONET/SDH Transport Processor Cores for product integration.
Xelic Transport Processor cores are available for OC-3 (XCS3F), OC-12 (XCS12F), OC-48 (XCS48F), OC-192 (XCS192F), and OC-768 (XCS768F) data rates. The SONET/SDH Transport Processor Cores perform section and line overhead processing, align incoming SONET/SDH frames and provide overhead interpretation with error detection and performance monitoring. The cores contain independent transmit and receive processors with optional dedicated external ports for overhead insertion and extraction. A generic register interface is implemented for access and configuration of internal memory mapped locations.
“The Xelic family of SONET/SDH Transport Processor Cores is an integral part of our flexible product offering to provide stand alone functionality and configurable integration with other cores for functions such as SONET/SDH framers with pointer processing targeted for networking applications.” said Doug Bush, Director of IP Development at Xelic.
Xelic cores are developed using a modular architecture allowing customers to choose only the functions required for their system application; this yields increased flexibility in the partitioning of the overall system.
Cores are available from Xelic under a variety of flexible licensing terms and come complete with full documentation and a comprehensive suite of self-checking tests. Core customization and integration services are also available.
Xelic is a privately held Networking Intellectual Property provider and Engineering Services Company. Xelic offers standards based IP for SONET/SDH, Digital Wrapper, Generic Framing Procedure, Packet over SONET (POS), and Forward Error Correction applications. Xelic’s Engineering Services include Product Definition, ASIC/FPGA Development, System Design, Board Design, Firmware Design, and full turnkey solutions. Xelic was founded in January of 2002 and is based out of Rochester, NY. For more information about Xelic, please visit www.xelic.com.
Xelic Transport Processor cores are available for OC-3 (XCS3F), OC-12 (XCS12F), OC-48 (XCS48F), OC-192 (XCS192F), and OC-768 (XCS768F) data rates. The SONET/SDH Transport Processor Cores perform section and line overhead processing, align incoming SONET/SDH frames and provide overhead interpretation with error detection and performance monitoring. The cores contain independent transmit and receive processors with optional dedicated external ports for overhead insertion and extraction. A generic register interface is implemented for access and configuration of internal memory mapped locations.
“The Xelic family of SONET/SDH Transport Processor Cores is an integral part of our flexible product offering to provide stand alone functionality and configurable integration with other cores for functions such as SONET/SDH framers with pointer processing targeted for networking applications.” said Doug Bush, Director of IP Development at Xelic.
Xelic cores are developed using a modular architecture allowing customers to choose only the functions required for their system application; this yields increased flexibility in the partitioning of the overall system.
Cores are available from Xelic under a variety of flexible licensing terms and come complete with full documentation and a comprehensive suite of self-checking tests. Core customization and integration services are also available.
Xelic is a privately held Networking Intellectual Property provider and Engineering Services Company. Xelic offers standards based IP for SONET/SDH, Digital Wrapper, Generic Framing Procedure, Packet over SONET (POS), and Forward Error Correction applications. Xelic’s Engineering Services include Product Definition, ASIC/FPGA Development, System Design, Board Design, Firmware Design, and full turnkey solutions. Xelic was founded in January of 2002 and is based out of Rochester, NY. For more information about Xelic, please visit www.xelic.com.
|
||||||
Related News
- Xelic Announces SONET/SDH Tributary Payload Processor Core Availability for Integration into ASIC or FPGA Networking Applications
- Xelic Announces Frame Mapped Generic Framing Procedure Core Availability for Integration into ASIC or FPGA Networking Applications
- Xelic Announces Successful Integration of Industry's First 40Gb/s SONET/SDH Framer Core into Customer Equipment
- Agere Systems Licenses ARM11 Processor Family for Integration into High-Performance Networking System-On-A-Chip Applications
- GDA Introduces Industry’s First Complete Family of HyperTransportTM IP Cores for ASIC Integration and FPGA-based Solutions
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |