Altera and TES Offer Cost-Effective FPGA-Based Reconfigurable Graphics Controller
Provides First Platform-Based High-Performance Graphics Accelerator for Automotive Infotainment Display Applications
San Jose, Calif., February 16, 2006—Altera Corporation (NASDAQ:ALTR) and TES Electronic Solutions, Langon, France, an independent full-service electronic design and manufacturing company, today announced the availability of the first cost-effective, reconfigurable platform for automotive display applications.
TES brings both hardware and software component libraries to the application. The hardware acceleration component consists of the Display Controller and Accelerated Vector Engine (D/AVE) providing increased hardware graphics display performance. This innovative vector-based rendering engine is easy to parameterize and adds new functionality. The software component consists of an embedded 2D/3D Graphic Multiplatform Library (eGML), which optimizes high-quality real-time graphics on embedded devices with small and large display resolutions. The library provides all functions for handling and presentation of bitmaps, frame buffer accesses and drawing of graphic primitives.
“This single-platform solution can now be easily integrated into Altera’s devices,” said Wayne Gilbert, strategic marketing director of TES Electronics. “It allows the first low-cost graphics controller designs offering reprogrammable parameters for a range of high-resolution automotive infotainment vector graphics applications.”
“Our partnership with TES means a single, reparameterizable graphics platform can address most applications,” said Jeff Lamparter, director of Altera’s automotive business unit. “This vector rendering engine allows designers to quickly parameterize various features such as TFT, render quality (pixel) and VGA on any of Altera’s FPGAs to target graphics-hungry applications in the automotive sector. There is now a clear road to living room-like graphics in a host of previously cost-constrained applications.”
Previously, designers were forced to use microcontrollers with integrated graphics and dedicated graphics controllers for specific applications. This necessitated separate system designs and development delays incurred by semi- or full-custom silicon. This TES/Altera® integration results in systems generating graphic output exceeding traditional systems and providing substantial power and cost savings while dramatically cutting system development time versus ASIC or ASSP implementations.
Altera’s programmable technology is being incorporated into advanced automotive applications, including driver assistance, infotainment and gateways. In response to the exponential growth in the complexity of automotive digital systems, Altera offers a powerful design platform that delivers a flexible, low-risk design path for reducing complexity and optimizing cost-efficiencies. To see how customers have used Altera products in automotive applications, visit www.altera.com/autosuccess.
About TES
TES is a leading global provider of electronic design and manufacturing services. TES serves the wireless, automotive, telematics, industrial, defence, medical and semiconductor markets with services from IC design through to full system design and manufacture.
Further information is available on the TES website: www.tesbv.com.
About Altera
Altera Corporation (NASDAQ: ALTR) is the world’s pioneer in system-on-a-programmable-chip (SOPC) solutions. Combining programmable logic technology with software tools, intellectual property and technical services, Altera provides high-value programmable solutions to approximately 14,000 customers worldwide. More information is available at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera and TES Partner on FPGA-Based PCI Graphics Controller IP
- Maxim Integrated Products and Altera Offer a Simple, Cost-Effective Solution to Protect FPGA Designs
- License-free, FPGA-based Single Chip Controller for Low Cost SERCOS III I/Os available
- SNOWBUSH establishes Physical Design Center in Mexico to offer expert, cost-effective analog layout
- Altera Introduces Industry’s Fastest and Most Cost-Effective FFT IP Core
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |