Reconfigurable cores boost processor power
(02/20/2006 10:00 AM EST)
The first commercial microprocessor, Intel's 4004, debuted in 1971 with 2,300 transistors, a 108-kHz system clock and a 4-bit bus. Since then, chip architects have increased the computational performance and throughput of the 4004's successors by increasing the transistor count, the data bus width or the clock speed, and by introducing such execution-related tweaks as pipelining and speculative execution.
But as those traditional techniques run out of steam, microprocessor and system designers are breaking out of the mold and crafting architectures that combine multiple processing cores combined with reconfigurable computing techniques.
Applications often drive the type of solution. For example, an FPGA may perform certain DSP tasks very efficiently, but one typically wouldn't use one as the main processing element in a desktop computer. Similarly, Intel and AMD processors are applicable to a wide variety of computing applications, but you wouldn't expect to find one powering a cell phone.
E-mail This Article | Printer-Friendly Page |
Related News
- Aspinity Enables 10x Less Power for Always-on Sensing
- IMEC demonstrates multimedia decoding on reconfigurable processor with record power efficiency
- Semidynamics puts the power of full core customisation into hands of customers
- Flex Logix Joins Intel Foundry Services Accelerator IP Alliance to Enable Fast, Low Power, Reconfigurable SoC's
- Nordic Semiconductor and Arm reaffirm partnership with licensing agreement for latest low power processor designs, software platforms, and security IP
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards