JMicron Technology Corp Develops Serial ATA II (3.0 Gpbs) PHY Core on UMC's 90nm G and 90nm SP Processes
HSINCHU, Taiwan -- February 22, 2006 – JMicron Technology Corp today announced that its Serial ATA (SATA) II PHY IPs have been developed and proven on UMC 90nm G (Graphic) and 90nm SP (Standard Performance) processes. These two IPs’ formal release depicts another evidence of tight and successful technology cooperation between UMC and JMicron Technology Corp after 130 nm SATA II PHY IP announcement by both companies in February of year 2005.
"As process technologies continue to advance into 90nm and below, new opportunities are presented to designers that allow them to combine multi-functions of entire systems onto a single piece of silicon chip (SoC). IP consequently has become a critical resource for timely SoC integration with customers’ own core logic." said Ken Liou, director of the IP Development & Design Support Division at UMC. "UMC is very happy to see high speed serial link related IPs into its portfolios.
JMicron Technology Corp 90nm SATA II PHY IP cores are fully compliant with 3.0 Gbps SATA II standard, with full backward compatibility to the 1st generation 1.5 Gbps data rate. External SATA (eSATA) features make the customers’ designs expand this innovative interface outside the PC instead of relying on USB or IEEE1394 interfaces. Spread spectrum clocking (SSC) support will improve the EMI performance. Moreover, long term jitter is less than 50 psec, far much less than 183.33 psec defined in SATA II specification.
“By using UMC 90nm cell libraries in relevant control logic and IOs of SATA II PHY IPs, JMicron Technology Corp is able to complete these IPs efficiently. Since JMicron Technology Corp has its own SATA bridge chip business, these IPs are actually verified in standard IC testing environment instead of just being verified by measuring electrical characteristics defined in SATA II specification. It will therefore assure system compatibility of these IPs.” said Tim Liu, president of JMicron Technology Corp. "JMicron Technology Corp stays with its commitments to serial link technology. By continuing providing effective SATA II PHY IPs in different silicon processes, we help customers’ designs not only in PC and enterprise storage systems, but also in consumer applications such as set-top box and digital video recorder. "
For more detailed information, please visit www.jmicron.com
|
Related News
- JMicron Develops Serial ATA II (3.0 Gbps) PHY Core on UMC's 0.13 Micron Process
- K-Micro Licenses CEVA'S 90nm 3.0Gbps Serial ATA Technology to Enable Topaz Sub-System for Storage Applications
- Faraday Launches Its USB 3.0 PHY in UMC 90nm
- Gennum's Snowbush IP Group Delivers the Industry's First PCI Expess 3.0 PHY IP on TSMC 40nm Process
- Enable Customers' Fastrack to USB 3.0, Faraday Pioneers to Launch Its USB 3.0 PHY in UMC 0.13um
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |