MIPS Technologies Appoints Shanghai-based SinoSys Technologies as the first MIPS Authorized Training Center in China
MOUNTAIN VIEW, CA, February 23, 2006 - MIPS Technologies, Inc. (NASDAQ:MIPS), a leading provider of industry-standard processor architectures and cores for digital consumer, networking and business applications, today announced the appointment of Shanghai-based SinoSys Technologies as the first MIPS™ Authorized Training Center in China. Beginning in April, SinoSys will offer in-depth training in system-on-a-chip (SoC) and system-on-a-board (SoB) design using the industry standard MIPS® architecture, and low cost MIPS-Based™ development boards to engineering professionals and post-graduate students from throughout China.
MIPS Technologies and SinoSys will also co-sponsor the first of an ongoing series of technical seminars specifically geared to the Chinese market.
The first seminar is scheduled for Thursday, March 16 and Friday, March 17 in Shanghai at Shanghai Pudong Software Park and will serve as an introduction to MIPS Technologies, its corporate direction, architectures and cores, and target markets. This introductory session will be free to all attendees. The seminars are open to IC designers, embedded system engineers, and EECS instructors.
Additional seminars are currently planned for Beijing and Shenzhen. For more information on registration, seminar dates, cities and venues, please visit http://www.sinosys.com.cn/mipsworkshop.html or www.mips.com.cn.
"We are delighted to be working with SinoSys, one of China's preeminent training facilities," said Kin Lai, China Chief Representative for MIPS Technologies. "Given the significant interest in the MIPS architecture in China, we anticipate that our collaboration with SinoSys will be long and successful."
"The MIPS architecture is acknowledged as the de facto standard worldwide, and in-depth understanding of MIPS-based SoC development is essential," said Chen Gang, CEO, SinoSys Technologies. "We're excited at the opportunity to offer China's engineering community the training they require to remain knowledgeable and competitive."
About MIPS Technologies
MIPS Technologies, Inc. is a leading provider of industry-standard processor architectures and cores for digital consumer and business applications. The company drives the broadest architectural alliance that is delivering 32- and 64-bit embedded RISC solutions. The company licenses its intellectual property to semiconductor companies, ASIC developers and system OEMs. MIPS Technologies and its licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products. The company is based in Mountain View, CA, and can be reached at +1 (650) 567-5000 or +86-21-6122-1026 in China.
About SinoSys Technologies
Based in Shanghai, SinoSys Technologies is an embedded systems company focusing on training services, education programs and enterprise solutions. It is also a leading researcher and supplier of lab equipment and embedded system curriculum for universities and colleges throughout China. For further information, visit http://www.sinosys.com.cn or call 86-21- 5027-1066.
|
Related News
- Grand Opening of the training center of Dolphin Integration in Shanghai, China
- MIPS Licenses Processor IP to Shanghai-Based Opulan Technologies
- Silicon Image Opens New Research & Development Center And Sales Office In Shanghai, China
- Nuvation opens Electronics Design Center in Shanghai, China
- uCdragon Certified As The Sixth ARM Approved Training Center In China
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |