Denali Announces PureSuite Product for PCI Express 2.0 Technology
PureSuite Speeds PCI Express Development with Comprehensive Test Suite
INTEL DEVELOPER FORUM, San Francisco, March 6, 2006 -- Denali Software today announced that its PureSuite™ product will support the 2.0 version (Gen II) of the PCI Express™ specification.
The availability of PureSuite product for PCI Express version 1.1 and the latest (0.7) version of the Gen II specification provides hardware designers with a comprehensive test suite for exercising PCI Express designs to ensure compliance with the specification at the pre-silicon stage of chip development. Thousands of pre-configured tests enable developers to automatically simulate a wide range of PCI Express functionality to expose potential design bugs early in the development process, before the design is implemented in silicon.
Denali's PureSpec™ verification intellectual property (IP) and PureSuite test suite software for PCI Express is the most widely used solution for verifying functionality, compliance and interoperability of PCI Express designs at the pre-silicon stage of chip design. PureSpec and PureSuite are also a key development solution for IP core providers.
"Our goal with PureSpec and PureSuite is to deploy solutions that speed development of high-quality chips that are compliant with the PCI Express specification, and interoperable with other PCI Express designs," says David Lin, vice president of product marketing at Denali. "It is critical to identify problems early in the development cycle, before the designs go to silicon. Our early investment in PCIe GenII and ongoing work with IP providers and leading chip design efforts puts Denali at the forefront of industry efforts to make PCIe GenII silicon a reality by providing a much needed solution for automating the functional verification and compliance testing for the PCI Express designs."
"PLDA's customers are counting on us for PCI Express GenII IP controller, and we are pleased to continue to work with Denali for the verification" remarks Arnaud Schleich, vice president of business development for PLD Applications. "We have used PureSpec/PureSuite for the verification of our Xpress IP for PCI Express version 1.0a and 1.1. PLDA has sold more than one hundred licenses of the Xpress IP, for ASIC, structured ASIC and FPGA technologies. PLDA was successful because our customers want to utilize a verified and field proven IP to greatly reduce the potential for interoperability problems. As Denali continues to be a key innovator with tools and technology for interoperability verification, we are using PureSpec/PureSuite for the verification of our controller IP for PCI Express GenII."
"GDA is committed to provide the leading design IP solutions for PCI Express GenII," adds Ravi Thummarukudy, vice president and general manager of IC division at GDA. "PureSuite GenII verification IP from Denali is a key component of our verification environment for our PCI Express GenII design IP development. We believe that this will not only accelerate the PCI Express GenII development but also ensure that the resulting design IP will be compliant to the new standards. Our combined solution enables our customers to minimize design risk, and reduce time to market for high-performance PCI Express GenII based products."
"Thirteen years delivering IP have taught us the conflicting yet essential need for both project efficiency and product quality," comments Hal Barbour, president of CAST, Inc. "Denali's products have proven instrumental in developing our PCI Express cores, and we -- and our customers -- appreciate the high degree of spec conformance and overall verification comfort they help us achieve."
About PCI Express Gen II Technology
Denali is an active member of the PCI Special Interest Group (PCI-SIG) electrical working group (EWG) which is specifically chartered with defining the PCI Express Gen II specification. While maintaining backward compatibility with the 1.1 version of the specification, the Gen II specification provides numerous improvements designed to address increased bandwidth and networking and embedded and computer applications. For more information about PCI Express specifications, visit the PCI-SIG online at: http://www.pci-sig.org.
About Denali PureSuite
PureSuite is a comprehensive test suite product, containing thousands of pre-configured tests for exercising specific PCI Express functionality, corner cases, and compliance conditions. PureSuite maps individual tests to all items defined in the Compliance Checklist document from the PCI Special Interest Group (PCI-SIG), and includes over 4,000 additional tests designed to exercise other specific corner conditions. Each test is designed to cover a specific case, and includes a detailed description of purpose, assumptions, scenario, expected results, and where applicable, the corresponding PCI-SIG checklist item number.
Leveraging Denali's PureSpec verification IP, PureSuite can automatically select and configure individual tests based on the specific PCI Express device configuration for the design under test, and other PCI Express devices in the system. Tests can be driven from the BFM within PureSpec across the PCI Express link toward the design under test, or can be initiated from the application interface of the design under test. PureSuite automatically maintains a cumulative report of compliance results listing the pass/fail status for all tests executed with the design. More than 40 companies use PureSuite to speed design and ensure compliance with the PCI Express specification.
About Denali
Denali Software Inc. is the world's leading provider of Electronic Design Automation (EDA) and Intellectual Property (IP) products for design and verification of semiconductor chip interfaces. Denali's Databahn™ and Dataplex™ IP products provide control and optimal data throughput for external DRAM and Flash memory devices. The PureSpec™ and MMAV™ verification IP products support all standard interfaces, including DRAM, Flash, PCI Express, ASI, AMBA, USB, Ethernet, Serial ATA, and CE-ATA. Denali's Blueprint product provides complete solution for on-chip register design and management. For more information, visit Denali at http://www.denali.com, call (650) 461-7200 or email info@denali.com.
|
Related News
- NetEffect Adopts Denali's PCI Express 2.0 and IO Virtualization Technology Solutions
- ConnectX InfiniBand Adapters and 10Gb Ethernet NICs Designed for PCI Express 2.0 Technology with Denali PureSpec Verification IP
- LSI Adopts Denali's PCI Express 2.0 Solutions to Streamline RAID Technology
- Denali Deploys IP for PCI Express 2.0 Products to More Than 80 Customers
- Synopsys Releases Silicon Proven 5.0 Gbps PCI Express 2.0 PHY IP
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |