Antrim Design Systems Launches Platform for 'Spec-Driven' Mixed-Signal Design
Antrim Design Systems Launches Platform for 'Spec-Driven' Mixed-Signal Design
Antrim-ACV Provides Delivery Vehicle for Reusable IP
SCOTTS VALLEY, Calif.--(BUSINESS WIRE)--Sept. 11, 2000--Antrim Design Systems, Inc., the mixed-signal synthesis company, has released Antrim®-ACV, a platform for the system-on-chip (SoC) design market. Antrim-ACV provides an automated method for analysis, characterization, verification and reuse of mixed-signal designs. The natural derivative of Antrim-ACV is ``specification-driven design,'' an industry first for mixed-signal.
Antrim-ACV supports mixed-signal development from design capture and test bench analysis through full SoC verification. Antrim-ACV automatically creates analysis plans. It increases design engineering productivity by making it easy to re-run suites of test benches.
Antrim-ACV supports reuse through plan-driven analysis and characterization. It separates the device under test (DUT) from test benches, providing a design reuse methodology for repeatable execution of analysis and characterization steps. It's easy to characterize a DUT over multiple processes and ranges of voltage, temperature and other parameters. Results validate performance and operational characteristics to specifications.
Using Antrim's patented Burst(TM) simulation capability, Antrim-ACV promotes increased design analysis and exploration because multiple test benches can be executed in parallel. Integrated with the Cadence Composer(TM) schematic capture environment, Antrim-ACV provides a familiar user interface while offering design management, analysis and documentation capabilities not available from any other manufacturer.
Antrim-ACV's specification-sheet driven flow automatically creates design review information. Design engineers can organize and manage data from single or multiple analyses. It reports pass/fail conditions from measurements and generates a specification sheet for documentation.
As a delivery vehicle for soft and hard IP, Antrim-ACV enables a methodology for the creation, reuse and quick porting of critical design-IP. All design information, including test benches, behavior, complete documentation and captured analysis plans are available for analysis within the context of a new design.
Pricing and Availability
Antrim-ACV is currently shipping on Sun Solaris and HP/UX platforms. Prices start at $50,000 and incorporate a dedicated simulator and integration into the Cadence Composer Design Environment.
About Antrim
Antrim Design Systems, Inc. has delivered the world's first complete mixed-signal synthesis system incorporating design software, intellectual property and expert design services. Targeting the communications, multimedia and consumer electronics markets, Antrim leverages the knowledge of mixed-signal designers in a system that maximizes optimization, reuse and retargetability. Telephone: 831/430-1900. On the web at http://www.antrim.com.
Contact:
Nelson Seiden | Cindi R. Maciolek |
Antrim Design Systems Inc. | Grand Arbor Press |
Tel: 1.831.430.4819 | Tel: 1.702.341.5395 |
Email: nseiden@antrim.com | Email: cindi@grandarbor.com |
http://www.antrim.com |
Related News
- Slimtech Deploys Antrim Design Systems' Mixed-Signal Design Platform
- Tower Semiconductor Selects Artisan's Digital and Mixed-Signal IP Platform for 0.13-Micron Process
- Magma Introduces Titan -- First Platform to Combine Full-Chip, Mixed-Signal, Analysis and Verification for IC Design
- Chipidea Flexible Mixed-Signal IP Platform Architecture Provides Unprecedented Analog Integration
- Actel's Enhanced Libero IDE Offers 'Smart' Functionality for Fusion Mixed-Signal FPGAs
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |