Firm licenses noise sign-off tool
![]() |
Firm licenses noise sign-off tool
By Michael Santarini, EE Times
September 11, 2000 (9:44 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000907S0047
SAN MATEO, Calif. CadMOS Design Technology Inc. has announced it has licensed use of its CeltIC crosstalk analyzer to Cirrus Logic Inc. for 0.18-micron coupling noise sign-off. "Coupling noise is a critical issue in ultradeep-submicron design," said H. Ravindra, vice president of Advanced Technology and Business Development at Cirrus Logic. "At 0.18 micron we will have to perform coupling noise analysis before we can sign off the design." Jim McCanny, vice president of business development at CadMOS, said Cirrus designers plan to use the tool to tell them if a given design has a functional failure or if it has a noise glitch. "Noise can cause nets to fail or they can change the voltage level on a net so that the net turns from a zero to one or a one to zero," said McCanny. McCanny said Cirrus' designers will also use CeltIC to account for delays caused by noise. "Their engineers can generate an SDF [Standard Delay Format] file with CeltIC and run that in a static timing tool to see the impact of noise on delay." McCanny said the company has four other CeltIC customers, including Texas Instruments. A perpetual license for CeltIC starts at $75,000. Time-based licenses start at $36,250 per year.
Related News
- DeFacTo Unveils New Design for Test Product that Eliminates Need for Gate-level Scan; Creates Industry's First High-level DFT Sign-off Methodology
- Knowlent Ensures Analog Sign-Off With Latest Opal Verification Platform; New 4.0 Release Offers Testbench for Up-coming PCI Express Gen 2 Standard
- OneSpin Solutions Enters EDA Market with Breakthrough Formal Verification Solution; OneSpin 360 Module Verifier First to Enable True Functional Sign-off and Risk-Free IP Reuse
- Silicon Metrics adds timing sign-off
- Real Intent Announces Verix Multimode DFT Static Sign-Off Tool
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |