Register File with low power retention mode and 3 speed options
Xilinx Introduces Industry's Most Scalable And Flexible Traffic Manager Solution For Triple Play Applications
New solution enables QoS support and efficient bandwidth utilization in 10G metro,
broadband access, and wireless systems
SAN JOSE, Calif., March 30, 2006 – Xilinx, Inc. (NASDAQ: XLNX) today introduced its latest programmable solution to address the increasing consumer demand for triple play services. The Virtex™-4 FPGA based solution, jointly-developed with Modelware Inc., provides product developers with a high-performance, scalable and flexible approach to integrating advanced traffic management features into networking infrastructure equipment. By using the traffic manager solution, equipment vendors can quickly deliver cost-optimized products which ensure Quality of Service (QoS) and efficient bandwidth sharing when sending voice, video, and data simultaneously over a converged IP network.
Key benefits of the hardware-based traffic manager include high performance throughput support from 50 Mbps to 10+ Gbps, allowing the solution to be used in high-end equipment such as metro core routers and in wired and wireless access equipment such as PON OLTs and WiMAX base stations. Scalability and flexibility are provided through its support for 2 to 1.2 million queues (256K queues/level maximum), 1 to 5 levels of scheduling, and 1 to 64K multi-cast groups. The solution also supports a diverse set of algorithms for policing, shaping, scheduling and congestion avoidance and control. To achieve high integration and cost optimization, the traffic manager can be combined with custom logic, embedded IBM PowerPC™ processors and multi-gigabit transceivers to provide a total custom solution. The traffic manager supports multiple memory configurations consisting of embedded BlockRAM and a variety of external SRAM/DRAM memories. This allows for the most optimized hardware implementation in terms of cost and performance.
“The ability to deliver traffic management functions such as queuing, scheduling, policing, and congestion control exactly to a unique specification is critical to equipment OEMs as this ultimately determines if a system can guarantee QoS,” said Erich Goetting, vice president and general manager of the Advanced Products Division at Xilinx. “By using our Virtex-4 based traffic manager, designers get a solution which delivers throughput and functionality without compromise and allows rapid deployment of competitive and cost-effective triple-play equipment.”
“The accelerating trend towards convergence is making packet processing and the ability to ensure IP QoS an increasingly mainstream requirement in communications infrastructure equipment ranging from broadband access to metro core and wireless,” said Bob Wheeler, senior analyst at The Linley Group. “We anticipate the market for packet processing silicon to grow significantly over the next few years as IP continues to displace ATM. By providing a high-performance, scalable and flexible traffic management solution, Xilinx is well-positioned to address the increased demand for triple play services.”
Pricing and Availability
The Traffic Manager design is fully supported and is immediately available under a standard licensing agreement. The customized solution includes design files, software drivers, test benches and complete documentation. Interested customers can register for access to the datasheet, sizing information, and pricing at www.xilinx.com/qos.
About Xilinx Virtex-4 Platform FPGAs
Manufactured using the world’s first triple-oxide 90nm CMOS technology with 11-layer metal interconnect, Virtex-4 devices represent a quantum leap in programmable device architecture, technology, and system design capabilities. With more than 100 technical innovations, the Virtex-4 family consists of 17 devices and three domain-optimized platforms; Virtex-4 LX FPGAs optimized for logic-intensive designs, Virtex-4 SX FPGAs optimized for high-performance signal processing, and Virtex-4 FX FPGAs optimized for high-speed serial connectivity and embedded processing. Devices are shipping now. For more information on the Virtex-4 product family, visit www.xilinx.com/virtex4.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Delivers the Industry's Most Flexible and Comprehensive Ethernet Portfolio for Data Center Interconnect, Service Provider and Enterprise Applications
- Xilinx & Sensory Networks Announce Industry's Most Scalable, FPGA-Enabled Network Security Acceleration Solution For Emerging UTM Security Appliances
- Xilinx Enables Instant Deployment Of Aurora, Industry's Most Popular, Scalable, Lightweight Serial Connectivity Protocol
- Arm offers silicon startups zero-cost access to the world's most widely used chip designs
- XMOS announces world's lowest cost, most flexible AI processor
Breaking News
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Thalia joins GlobalFoundries' GlobalSolutions Ecosystem to advance IP reuse and design migration
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |