IEEE Ratifies First Open 'e' Language Standard for Verifying Complex System-on-Chip Designs
PISCATAWAY, N.J.--April 5, 2006--A new standard from the IEEE addresses the challenge of verifying complex system-on-chip (SoC) designs from block to system levels. The standard, IEEE 1647(TM), "Standard for the Functional Verification Language 'e'", is the first uniform, open e-language specification. This language, which contains advanced constructs and facilities not found in other verification languages, is widely used by chip and computer makers the world over.
The standard creates a stable and well-defined language that provides a base for creating advanced e-based design automation tools to deal with today's massive verification tasks. It defines the 'e' language independent of implementation and specifies e-language constructs and their interactions with other simulation languages.
"Standardization of the 'e' language is a true milestone for the electronics industry," said Yaron Kashai, chair of the P1647 Working Group and Engineering Group Director of Verification Research at Cadence Design Systems. "As chip features approach 65 nm or less, manufacturers need the most advanced methods for system verification so as to design and produce advanced SoCs economically and efficiently.
"IEEE 1647 seeks to meet this need. It arms engineers and others with a powerful, aspect-oriented language that allows extensible verification of involved electronic designs. It also gives the 'e' language the stability needed by the user community, which includes more than 75 percent of the world's largest electronics companies. This stability ensures that the language will remain viable as advanced tools based on it are developed."
"Siemens A&D has proven expertise in 'e' and advanced verification methodologies on complex IP blocks and entire systems," said Dr. Andreas Dieckmann, Verification Manager of Siemens A&D. "We are happy that the 'e' language is now an open standard, and we are also pleased to see Cadence's continued investment in 'e' technology. Therefore we are confident that we can rely on this proven technology in our projects."
IEEE 1647 was developed by a diverse working group and then reviewed and approved by 55 experts from industry and academia. "We appreciate the time and hard work of those in the volunteer IEEE community who developed, reviewed and balloted this important standard," said Kashai.
The 'e' language was pioneered by Verisity, Ltd., which contributed the technology base for the new standard to the IEEE so an open e-language standard could be created. Verisity was acquired by Cadence Design Systems in April 2005.
IEEE 1647 is sponsored by the Design Automation Committee of the IEEE Computer Society.
About the IEEE Standards Association
The IEEE Standards Association, a globally recognized standards-setting body, develops consensus standards through an open process that brings diverse parts of an industry together. These standards set specifications and procedures based on current scientific consensus. The IEEE-SA has a portfolio of more than 870 completed standards and more than 400 standards in development. For information on IEEE-SA see: http://standards.ieee.org/.
About the IEEE
The IEEE has more than 375,000 members in approximately 150 countries. Through its members, the organization is a leading authority on areas ranging from aerospace, computers and telecommunications to biomedicine, electric power and consumer electronics. The IEEE produces nearly 30 percent of the world's literature in the electrical and electronics engineering, computing and control technology fields. This nonprofit organization also sponsors or cosponsors more than 300 technical conferences each year. Additional information about the IEEE can be found at http://www.ieee.org.
Related News
- IEEE Ratifies SystemC 2.1 Standard for System-Level Chip Design; IEEE(R) 1666 Allows Faster System-on-Chip Design, Intellectual Property Exchange
- Newport Media Unveils World's First Mobile TV System-on-Chip (SoC) For ISDB-T Standard in Japan
- ARC and Global Unichip Partner to Speed Digital Audio System-on-Chip Designs For Greater China's Semiconductor Industry
- Chipcon announces the World's First System-on-Chip Solution with location estimation capability targeting ZigBee/ IEEE 802.15.4 Low Power Wireless Sensor Networks
- Major New Release of Synfora PICO Express Cuts Time and Cost Of Producing Complex Consumer System-on-Chip Designs
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |