David Fritz Promoted to CEO of Silistix
Silistix is no more in business
- Fritz Takes Reigns of Interconnect Company
- Company to Take a Leadership Position in SoC Design Methodology
SAN JOSE, Calif. - April 6, 2006 -- Silistix, a provider of EDA tools for on-chip communications solutions, today announced the promotion of David Fritz from vice president of marketing to Chief Executive Officer (CEO) for the company. As CEO, Fritz will provide Silistix with vision, sales and marketing expertise to generate greater awareness and accelerate customer adoption of its CHAINworks(TM) suite for the design and synthesis of self- timed interconnect technology for system-on-a-chip (SoC) development.
"We are very pleased to have David accept the position as CEO for Silistix," said Phil Bishop, chairman of the Silistix board of directors. "As vice president of marketing, David played an integral part in defining the company's markets and launching the company and its first product. I am confident that David will continue providing the vision and leadership to make Silistix the recognized leader in self-timed on-chip interconnect and an enabler of the next-generation of Semiconductor Devices."Prior to joining Silistix, Fritz was vice president of marketing and business development for ARC International. He was the founder and president of Production Languages Corporation, a pioneer in configurable processor technology, where he was awarded a U.S. patent covering fundamental processes related to configurable processors. In 1999, ZiLOG acquired Production Languages, naming Fritz the vice president of ZiLOG's Advanced Cores R & D as well as vice president of ZiLOG's Development Systems Group. Fritz holds degrees in Mathematics and Computer Science from Manchester College.
About CHAINworks
System-on-a-Chip complexity has accelerated to the point that the on-chip interconnection of functional blocks by conventional bus technology cannot meet design requirements. Achieving satisfactory communication among multiple clock domains connected by long, slow wires is the most significant SoC design challenge facing designers today. Silistix' CHAINworks technology provides a unique and compelling solution to the complexity problem in a manner analogous to that used by telephone systems as they migrated from circuit-switched to packet-switched communication, revolutionizing the industry in the process. Similarly, Silistix' solution relegates the "Timing Closure" issue to a much simpler class of problem, and reduces on-chip congestion and overall power consumption.
About Silistix
Silistix is a venture-funded spin-out of the University of Manchester, UK. The company's focus is on the development and deployment of EDA tools for the design and synthesis of self-timed interconnect technology for complex system- on-a-chip (SoC) communication. The company has offices in Manchester, England, San Jose, California, and Tokyo, Japan. For more information call 408-573-6104 or visit www.silistix.com.
|
Related News
- Pragmatic Semiconductor Announces Appointment of Semiconductor Industry Veteran, David Moore, as CEO
- Patriot Scientific CEO David Pohl to Retire
- Silistix Hires Interconnect Industry Veteran David Lautzenheiser as Marketing VP
- Letter from David Pohl, Chairman and CEO of Patriot Corporation
- Silistix Co-Founder John Bainbridge Promoted to CTO
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |