Open Core Protocol International Partnership Releases OCP SystemC Channel Version 2.1.2
PORTLAND, ORE — April 11, 2006 — Open Core Protocol International Partnership (OCP-IP) today announced the availability of the SystemC Transaction Level Monitor (TLM) Channel version 2.1.2. The new features in version 2.1.2 improve model interoperability, resulting in better productivity in system level modeling.
Version 2.1.2 incorporates several enhancements and now includes a TL3 channel based on the OSCI TLM version 1.0. The new TL3 provides the ability to model communication more abstract than bus interface transactions; for example, it now supports message-passing communication. In addition, this new feature represents unification of OCP and OSCI TLM work. Version 2.1.2 also has a new common access interface for the connection of transaction monitors, assertion checkers, etc to the OCP channel at TL1, TL2 and TL3 abstraction levels. This feature ensures convenient EDA tool support for the OCP channels. Tools can now be connected to the channel in a modular fashion without requiring knowledge of internal channel operation.
This version additionally includes a new set of fully configurable abstraction layer adapters for TL0 toTL1 and TL1 toTL2. The adapters are no longer just examples, but support full OCP interface right out of the box. This version is fully compliant with SystemC 2.1v1.
Work on the compliance models was completed by the OCP-IP System Level Design Working Group including representatives from: CoWare, Nokia, Sonics, TI and GreenSoCs.
“Our System Level Design Working Group is comprised of experts from leading companies engaged in Transaction Level Modeling,” said Ian Mackintosh president OCP-IP. “We have shipped tens of thousands of copies of our TLM work over the years and are particularly proud of the quality and ongoing evolution of the modeling standard pioneered.”
For more information please visit the OCP-IP website at www.ocpip.org.
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants include: Nokia [NYSE: NOK], Texas Instruments [NYSE: TXN], Toshiba Semiconductor Group (including Toshiba America TAEC), and Sonics. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is affiliated with VSIA. For additional background and membership information, visit www.OCPIP.org.
|
Related News
- Open Core Protocol International Partnership Releases OCP SystemC Channel Version 2.1.3
- Open Core Protocol International Partnership Releases OCP SystemC Channel Version 2.2
- Open Core Protocol International Partnership Releases OCP SystemC Channel 2.1.1 and Methodology White Paper
- Khronos Releases Vulkan SC 1.0 Open Standard for Safety-Critical Accelerated Graphics and Compute
- Arasan Chip Systems Releases SLIMbus IP Compliant with the MIPI Version 1.0 Specification
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |