Key ASIC Launches ASIC & SoC Design-to-Manufacture Services for Communications and Consumer Electronics Applications; Company Specializes in High Performance, Low Power Mixed-Signal and Digital Design
SANTA CLARA, Calif.--April 17, 2006--Key ASIC, a leading fabless provider of ASIC and System-on-Chip (SoC) design-to-manufacture services for portable and consumer applications, today announces the company's launch and new technology offerings. Boasting sizable backlog and a strong pipeline with 30 CPU design and consumer electronic applications design engineers in Silicon Valley and Malaysia, Key ASIC is focused on designing ASICs and SoCs implementing specialized techniques for RF CMOS, high-voltage, low-power mixed-signal and digital design.
The company's primary technology offering is the KeySoC(TM) Platform for ASIC/SoC design-to-manufacture, targeted at reducing customer design time and enabling first time silicon success. The platform provides a high-performance ARM-based CPU platform with an extraordinary performance CPU core and memory blocks for integration of domain specific IP blocks to design ASICs or SoCs quickly. Key ASIC provides a variety of mixed-signal blocks, including video front ends for HDTV applications, high-end A/D and D/A solutions for wireless and wired communications, high-quality audio and voice codecs and peripheral interfaces for quick integration.
The platform is specifically targeted for a variety of communications and consumer electronics applications including PMP/portable games devices, MP3/Digital audio players, set top boxes, digital TVs, HDTVs, digital imaging/video technologies, home media servers, home networking devices, VoIP, mobile phones and wireless networks. The platform also consists of a wide selection of silicon proven interfaces such as USB2.0, IEEE 1394, ETHERNET, PCI, PCI-X, CE-ATA, PCI-Express, Serial ATA, and many others.
"We are seeing great demand for integration of multiple functions onto a single piece of silicon that has to fit into a very small form factor and this need is prompting companies to outsource the design and manufacturing of these targeted ASICs and SoCs to companies with extensive real-world expertise in consumer electronics and communications. Key ASIC is the company that will be leading the charge," said Kah Yee Eg, the founder and CEO of the company. "High-performance, low-cost and fast-time-to-market are the keys to winning in these markets and with these values at the core of our business, we know that Key ASIC will be the 'ODM' of choice for SoC designs."
In addition to the design aspect of the KeySoC(TM) Platform, Key ASIC provides customers a one-stop design-to-manufacture service, having formed extensive partner relationships with top semiconductor foundries. Customer engagements can begin at three different levels, ranging from high-level specification to GDS II, with Key ASIC delivering tested and packaged chips or tested wafers.
Customers can provide detailed ASIC specifications and Key ASIC will design from specifications at RTL, going through RTL simulations, synthesis and gate level simulation. Upon successful completion of the gate level simulation, the company will perform physical implementation, parameter extraction and post layout timing analysis before producing a GDS II file. Additionally, the customer can give Key ASIC a thoroughly verified netlist and the company will provide P&R services and extractions. Alternatively, customers can complete the entire design in-house and provide Key ASIC with a GDS II file.
Through its KeyIP service, the company offers customers access to license IP from its rich pool of silicon-proven mixed-signal and digital IP, including interfaces, IP blocks, CPU and DSPcores. Through KeyShuttle the company offers customers a low-cost, fast prototyping service. Shuttle runs include reticles and wafer lots, as well as test and packaging options to meet customer demands.
"During a seemingly difficult time to start up an ASIC design company, especially with some industry discussion about the future of ASIC technology, Key ASIC is coming to market with a more complete solution than most advanced players," said Rich Wawrzyniak, senior analyst for ASICs and SoCs at Semico Research Corporation. "The company's targeted offering is filling a necessary niche and has the potential to be very successful with its array of CE engineering talent, diverse locations and top-tier partners to support customers throughout the design-to-manufacture process."
Headquartered in Santa Clara, Key ASIC brings the industry a wealth of technology and engineering experience from the semiconductor and EDA sectors. With more than 25 years of personal executive experience in electronics at companies like Palette and Synopsys, Kah Yee Eg is joined by Mr. Alan Aronoff, the VP of Business Development where he previously served in senior management positions at NEC and Synopsys, Mr. Jim Lang, VP of North America Sales formerly served as senior management at Cirrus Logic, Adaptec and Arc and Mr. Chan-Woo Nam, VP of Sales of Asia where he spent over 25 years in senior sales position at Synopsys and Cadence.
About Key ASIC
Key ASIC is a privately-held fabless provider of high-performance, low-power ASIC design and manufacturing services for consumer, wireless and personal electronics applications. With proven silicon and a broad, domain-specific IP platform ranging from digital and mixed-signal component IP blocks to peripheral IP blocks, Key ASIC offers superior design flow and optimization technology to quickly and cost-effectively meet system-on-chip (SoC) requirements for high-volume and high-performance applications. Key ASIC's design expertise and unique IP address critical area, integration and cost challenges for mixed-signal, RF, low-power and high-voltage technologies. Design locations in Silicon Valley (USA) and Asia, combined with extensive manufacturing and logistics resources and a flexible engagement model, provide ASIC customers with a comprehensive support system for modular ASIC innovation from IP development through prototype to production. For more information please visit, www.keyasic.com.
|
Related News
- Key ASIC and Silterra Partner to Deliver Design-to-Manufacture Services Targeted for Mobile and Consumer Electronics Markets
- ChipIdea Mixed-Signal IP Enables Haier-IC SoC products Fast Time-to-Market and High Production Yield
- Oki Semiconductor offers a unique high performance, and fully qualified miniature W-CSP Package for low power SoC ASIC Designs
- Artisan Introduces Metro Platform for Portable IC Design; Comprehensive Digital and Mixed-Signal Design Solution Reduces Power by 80%
- Lattice Semiconductor Launches First Mixed-Signal PLDs Opening Power Management Market
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |