Dense-Pac applies chip-stacking packaging to DSPs
Dense-Pac applies chip-stacking packaging to DSPs
By Semiconductor Business News
August 30, 2000 (8:56 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000830S0002
GARDEN GROVE, Calif.--Dense-Pac Microsystems Inc. here today introduced a new three-dimensional chip packaging technology for digital signal processors--enabling up to four DSP chips to be stacked on top of each other in a single package. "In system performance, horse power is king," noted Ted Bruce, president and chief executive officer of Dense-Pac. "You have a significant advantage if you can put more under the hood than your competitors." Bruce said his company's new Help-Stack package will enable designers to more than double the performance of systems by stacking multiple DSP chips in 3-D configurations, taking up the board space of one processor. The concept is similar to memory stacking. Dense-Pac said its 3-D stacking technology is suitable for a range of DSP applications, including telecommunications, audio, video, control, and monitoring systems.
Related News
- YorChip and Digitho developing breakthrough 2D Chiplet Packaging for Mass Markets
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- Cadence Tensilica HiFi 5 DSPs Used in NXP's Next-Gen Audio DSP Family
- Faraday Unveils Advanced Packaging Coordinated Platform for Multi-source Chiplets
- Intel 18A Advanced Packaging is Key to Tech Leadership
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |