MOSAID Ships 90nm SRAM Compiler with Industry's Lowest Power and Leakage
Single-port SRAM Compiler completes comprehensive Mobilize 90nm line
OTTAWA, Ontario, Canada – April 25, 2006 - MOSAID today introduced a MOSAID Mobilize™ single-port SRAM compiler for leading 90nm foundries. The compiler produces SRAMS with the lowest power consumption, and the lowest leakage of any generic CMOS semiconductor IP (SIP) in the industry. Initial customers are actively designing SoCs and completing initial tape-outs with the complete 90nm Mobilize line. A 90nm Test Chip is currently under analysis.
The Mobilize SRAMs employ MOSAID's patented Gate Bias power-management technology reducing SoC static leakage over 80 times and consuming 50 percent less power than conventional SRAMs or SRAM SIP, making them ideal for portable electronic products.
"Based on silicon testing, Gate Bias is the best method to reduce leakage in 90nm generic CMOS," says Dan Hillman, MOSAID Vice President of Engineering. "As the geometries shrink to 65nm and below, the benefits provided by Gate Bias also increase significantly over other methods."
Key features of the 90nm Mobilize Single-Port SRAM include industry-leading performance (600 MHz typical for a 64 kbit array), synchronous read/write operations, the ability to compile to multiple aspect ratios, a write-per-bit operation and an easy interface to industry-standard BIST controllers.
Product Availability
The Mobilize 90nm single-port SRAM compiler is available today. The dual-port SRAM compiler will be available in (CY) Q3 2006. For more information, please access the MOSAID Virtual Silicon Customer Center online at www.mosaid.com.
About Mobilize
The MOSAID Mobilize platform provides a unique, high-performance solution for managing active and static power. Because Mobilize IP is designed to a standard generic CMOS process with no special implants or triple-well required, it can easily integrate with third-party IP. Mobilize-based SoCs can be produced with the smaller area, lower cost and higher performance provided by the generic process, and with Gate Bias, have low leakage comparable to a more expensive, larger area low-power process. The Mobilize platform is fully integrated with leading EDA tools and design flows, allowing designers to dynamically optimize power and performance using standard tools. The complete 90nm line includes a standard-cell library, Power Island Manager, delta-sigma fractional-n PLL, single-port SRAM compiler and programmable basic I/O.
About MOSAID
MOSAID Technologies Incorporated makes semiconductors better through the development and licensing of intellectual property and the supply of memory test and analysis systems. MOSAID counts many of the world's largest semiconductor companies among its customers. Founded in 1975, MOSAID is based in Ottawa, Ontario, with offices in Santa Clara, California; Newcastle upon Tyne, U.K; and Tokyo, Japan. For more information, visit www.mosaid.com.
|
Related News
- MOSAID Introduces SRAM IP with Industry's Lowest Leakage - Broad IP Platform Enables Fast, Low-Power, Low-Leakage Designs
- M31 Technology Develops SRAM Compiler IP on TSMC's 28nm Embedded Flash Process Technology Providing High Performance and Low Power Solutions
- TSMC's Extremely Low Leakage Devices on 180nm eLL process empowers Dolphin Integration's IP offering
- SkyWater Announces Availability of SRAM Memory Compiler for 90 nm Strategic Rad Hard by Process Offering
- AnalogX Announces World's Lowest Power SERDES IP in 7nm and 6nm and Expansion Plan
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |