Icera reveals ChipIdea as design partner
Update: MIPS Technologies Acquires Chipidea (August 27, 2007)
Peter Clarke, EE Times(05/09/2006 6:20 AM EDT)
MUNICH, Germany — Chip Microelectronica SA, a provider of analog and mixed-signal semiconductor circuits in the form of intellectual property, designed a key part of the Livanto mobile communications baseband chip offered to the market by Icera Inc.
The Livanto baseband, which can process HSDPA multimedia signals at up to 7.2-Mbits per second, in fact comprises two die in a single package. While Icera's engineering team designed the digital chip ChipIdea (Lisbon, Portugal) designed the analog baseband chip included in the same package, according to Stan Boland, president and chief executive officer of Icera Inc. (Bristol, England).
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- ChipIdea becomes a Design Partner for Full Design Flow Services in Tower Authorized Design Center Program
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- BrainChip Unveils Edge AI Box Partner Ecosystem for Gestures, Cybersecurity, Image Recognition, and Computer Vision
- Jmem Tek and Andes Technology Partner on the World' s First Quantum-Secure RISC-V Chip
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset