Digital Core Design today announces the release of a Double Precision Floating Point Coprocessor
The DFPMU-DP is a 64-bit Double Precision Floating Point Coprocessor, designed to assist CPU in performing the IEEE754 single and double precision floating point mathematic computations. The DFPMU-DP directly replaces C software functions, by equivalent , very fast hardware operations, which significantly accelerate system performance. It doesn’t require any programming, so it also doesn’t require any modifications made in main software. Everything is done automatically during software compilation by the DFPMU-DP C Driver.
The DFPMU-DP was designed to operate with DCD's DP8051/DP80390 microcontrollers, but can also operate with any other 8-, 16- and 32-bit processor. Drivers for all popular 8051 C compilers are delivered together with the DFPMU-DP package. The DFPMU-DP supports also a popular 32 Bit processors: NIOS II and MicroBlaze, and the C drivers for those processors are delivered with the DFPMU-DP for free.
The DFPMU-DP uses the specialized CORDIC and standard algorithms to compute math functions.
The DFPMU executes 21 operations in such a groups as:
- arithmetic functions,
- trigonometric functions,
- comparison functions,
- data conversion.
Each floating point function can be turned on/off at configuration level providing the flexible scalability of DFPMU-DP module. It allows to save silicon space and provides exact configuration required by a certain application.
DFPMU-DP is a technology independent design that can be implemented in a variety of process technologies, in applications such as:
- math coprocessors
- DSP algorithms
- embedded arithmetic coprocessor
- fast data processing & control.
Typical system performance improvement for 32-Bit RISC Processors system (NIOS II / MicroBlaze) is 55 times.
Click here, for more information
About Digital Core Design
DCD is a private Intellectual Property (IP) Core provider and System-on-Chip (SoC) design house, an expert in IP cores architecture improvements. DCD sells its products and services directly and through its global distribution network. DCD offers VHDL and Verilog high performance and synthesizable IP cores for a speed optimized 8-, 16- and 32-bit processors, peripherals, serial interfaces, floating point arithmetic units and coprocessors. The functionality of IP solutions offered by DCD were up to date appreciated by over 200 licenses sold to over 150 customers worldwide, such as: INTEL, SIEMENS, PHILIPS, TOYOTA, MAXIM, RAYTHEON, OSRAM, GENERAL ELECTRIC, FARADAY, SAGEM, FLEXTRONICS and GOODRICH. DCD also became a member of first-class branch partner programs like: AMPP of ALTERA, AllianceCORE of XILINX, ispLeverCORE Connection of LATTICE and IP Catalyst of SYNOPSYS. For more information, please visit: www.dcd.pl.
|
Digital Core Design Hot IP
Related News
- Digital Core Design Announces Availability of a New Improved DFPMU Floating Point Coprocessor
- Celoxica Adds Floating-Point Toolkit to IP Portfolio; Cores Optimized for FPGA-Based Digital Signal Processing & High-Performance Computing Applications
- Xilinx Strengthens DSP IP Library with New Floating-Point and Digital Video Broadcasting S2 Cores
- New Floating Point Extensions for ARC Cores Enable Full Performance Math Functionality Without a Coprocessor
- ARM Announces Vector Floating-Point Coprocessor for ARM9E-S Cores
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |