Actel Expands IP Portfolio for Military, Aerospace and Communications Applications
New Core1553BRT-EBR and CoreCORDIC Solutions Optimized for Flash-Based ProASIC3 Family and Radiation-Tolerant RTAX-S FPGAs
MOUNTAIN VIEW, Calif., May 17, 2006 -- Actel Corporation (Nasdaq: ACTL) today announced the availability of two new intellectual property (IP) cores optimized for use with Actel's radiation-tolerant and firm-error immune field-programmable gate arrays (FPGAs). In support of the emerging SAE AS5682 standard, the new Core1553BRT-EBR is a complete, dual-redundant enhanced bit rate (EBR) remote terminal core that offers the reliability and data rates required for high-bandwidth applications such as radar and laser targeting. Further, Actel is offering its CoreCORDIC register-transfer level (RTL) core free of charge to enable designers to build highly configurable digital signal processing systems such as digital receivers and cable modems.
"Actel has long been committed to providing solutions that meet the stringent demands of high-reliability and system-critical military, aerospace and communications applications as evidenced by the new Core1553BRT-EBR and CoreCORDIC solutions," said Ian Land, senior manager, IP solutions marketing at Actel. "When combined with our nonvolatile, flash-based ProASIC3 or radiation-tolerant RTAX-S FPGAs, these new IP solutions enable designers to decrease time to market and reduce both the non-recurring engineering costs and high system costs associated with application-specific integrated circuits."
Core1553BRT-EBR
The Core1553BRT-EBR's time-multiplexed serial data bus supports a 10 Mbps data rate. The core can be configured to interface with on-chip or external memory as well as low-cost RS485 transceivers. The new Core1553BRT-EBR core also features fail-safe state machines that protect the state machine from entering an illegal state in a high-radiation environment such as in an aircraft or a satellite.
CoreCORDIC
CoreCORDIC is a simple and efficient algorithm to calculate hyperbolic and trigonometric functions. It also performs coordinate transformations between rectangular and polar coordinates. Unlike competitive offerings, CoreCORDIC offers three architectural options -- a small, bit-serial architecture; a word-serial architecture for moderate performance and size; and a parallel-pipelined architecture for high-performance applications. The CoreCORDIC generator creates a user-defined test bench and RTL model, which is easily integrated into larger designs. Pricing and Availability
The Core1553BRT-EBR is available now and is priced at $10,000 for a single-use netlist. The new CoreCORDIC generator is available now and is free of charge to Actel FPGA customers. For additional information, visit Actel's Web site at www.actel.com/products/ip.
About Actel
Actel Corporation is the leader in single-chip FPGA solutions. The company is traded on the NASDAQ National Market under the symbol ACTL and is headquartered at 2061 Stierlin Court, Mountain View, Calif., 94043-4655. For more information about Actel, visit http://www.actel.com. Telephone: 888-99-ACTEL (992-2835).
|
Microsemi Hot IP
Related News
- Actel Expands DSP IP Portfolio with New CompanionCores from 4i2i Communications, Ltd.
- Actel Expands Military-Qualified Flash-Based FPGA Offerings
- Actel Provides Path to the Future for Military and Aerospace Community With Broad Hi-Rel Product Roadmap
- Actel Provides Smaller, Lighter FPGA Packaging for Military and Aerospace Markets
- Actel Expands MIL-STD-1553 Offering With New IP Core for Military, Space and Industrial Markets
Breaking News
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
Most Popular
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- VeriSilicon unveils next-generation high-performance Vitality architecture GPU IP series
- SafeNet Reiterates Guidance and Clarifies Revenue Assumptions
- Micon Global and Silvaco Announce New Partnership
E-mail This Article | Printer-Friendly Page |