Seven sign up for CopperSilicon program
![]() |
Seven sign up for CopperSilicon program
By Loring Wirbel, EE Times
August 22, 2000 (6:42 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000822S0050
PALO ALTO, Calif. Copper Mountain Networks Inc. has provided intellectual property on packet fragmentation to seven different semiconductor companies as part of its new CopperSilicon program. The technology is provided on a royalty-free basis in exchange for commitments to develop client-side modem chips that can aggregate voice-over-digital subscriber line traffic in a way that's understandable to Copper Mountain's DSL access multiplexers. Brecis Communications, Centillium Communications Inc., Conexant Systems Inc., GlobeSpan Inc., Ishoni Networks Inc., Metalink Ltd., and Virata Corp. are the first seven players to join the CopperSilicon program, and they currently represent a significant percentage of the total DSL silicon market. But Copper Mountain hopes to ink pacts with virtually all DSL semiconductor players, said Pavan Vohra, director of business development, though it was interested in talking to symmetric DSL specialists first. Traffic dilemma This created a dilemma as Copper Mountain's customers among the competitive local exchange carriers (CLECs) began moving to packet voice services, Vohra said. To deal with packet traffic in an IP environment, Copper Mountain developed pre-emptive quality-of-service algorithms and an "adaptive fragmentation" approach, which breaks up large data packets for delayed delivery whenever packet voice traffic is on the line. While this solution works fine for a central office, Vohra said, CLECs wanted assurances that the integrated access devices on the client end could talk to Copper Mountain DSLAMs as the IADs were upgraded to voice service. Th is spurred the CopperSilicon campaign. While the implementation of "adaptive fragmentation" depends on the silicon vendor, in most cases the support circuitry is not complex and can be integrated into existing xDSL chip sets, according to Vohra. Vohra was asked what would compel a silicon vendor to add vendor-specific DSLAM logic to a client chip set. In response, he pointed to a recent study by Dell'Oro Group that showed Copper Mountain with the top market share in SDSL, IDSL and the SDSL/IDSL combination, in terms of both revenue and ports shipped. The impetus for interworking with a market leader should spur design efforts to add "adaptive fragmentation" to chip sets, Vohra said.
Copper Mountain's DSLAMs were originally based on SDSL and have only recently expanded to include G.Lite (splitterless ADSL) support. DSLAMs developed for ADSL and which followed the Joint Procurement Committee model used Asynchronous Transfer Mode as an interface, while Copper Mountain's DSLAMs utilize a native Internet Protocol interface.
Related News
- Synopsys Approves Stock Repurchase Program with Authorization Up to $1.5 Billion
- Synopsys Approves Stock Repurchase Program with Authorization Up to $1 Billion
- Black Pepper Spices up the Arm Approved Design Partner Program
- Open-Silicon Introduces Multi-Layer Mask Program: Reduces Mask Costs by up to 50% for 90nm and Smaller Lithographies
- Knowlent Ensures Analog Sign-Off With Latest Opal Verification Platform; New 4.0 Release Offers Testbench for Up-coming PCI Express Gen 2 Standard
Breaking News
- Cortus MINERVA Out-of-Order 4GHz 64-bit RISC-V Processor Platform targets automotive applications
- Quadric Announces Lee Vick is New VP Worldwide Sales
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |