NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
Arithmatica Announces Floating Point Library Customer in Advanced 3D Graphics Group
The Computer Graphics Laboratory at ETH Zurich (http://graphics.ethz.ch), the leading Swiss technology and science university, has been using Arithmatica's CellMath Builder datapath synthesis tool to develop advanced 3D graphics processing technology.
CellMath Builder is a synthesis tool that comprises a parametrisable and fully flexible, high performance library of floating point designs. The tool has delivered outstanding results for 3D graphics circuits with the ir extreme requirements for high performance, low area and low power floating point operations, and has consistently won benchmark tests against previous designs and competing tools.
Arithmatica's CellMath solutions not only deliver best-in-class quality of results from a performance, power and area perspective, but also make integration of the tools into standard implementation and verification flows extremely easy. CellMath's floating point cores are all formally verifiable, to ensure the equivalence of gates and RTL models. The tools automatically generate a bit-accurate C model of each design to facilitate validation of functionality.
Tim Weyrich, of ETH Zurich, said: "We have successfully used Arithmatica's CellMath Builder with its floating point libraries for our graphic applications. We selected the tool for its excellent performance, high degree of flexibility, simple integration into our FPGA design flow, the broad range of output models and for the bit accurate C models to support our verification flow. Our project required small latencies at high clock frequencies, CellMath Builder allowed us to achieve this aggressive performance and latency targets in short time."
Tony Curzon Price, CEO of Arithmatica, said: "I am very pleased we have been selected by ETH, with its reputation for excellence in engineering and cutting-edge research. The 3D graphics market is very exciting at the moment, with a whole new generation of games consoles coming on stream, with Vista requiring graphics heavy lifting and with a number of new embedded applications, for example in car navigation and cell phones. Arithmatica supplies the best-in-class building blocks for chip makers in this space, and the work that ETH is doing shows that our solutions apply to the next generations of technology as well as to today's."
Pricing and Availability
Arithmatica actively markets and supports its products in North America, Europe, Japan, Korea and Taiwan. The CellMath Designer, Builder and Optimizer tools are term licensed with US single copy annual license fees ranging from $19,000 to $129,000.
About Arithmatica
Arithmatica is the first company focused solely on using advances in silicon math algorithms to lower costs and power and increase speed for math-intensive ICs, such as those used in 3D graphics, imaging, multimedia, wireline and wireless communications, and embedded processing. Its unique technology, available through its tools products and design services, provides differentiated improvement to licensees' ICs. The company received its first venture funding in 2001 and is headquartered in Warwick, UK, with sales and support operations in Palo Alto, California. For further information about how its silicon math solutions increase silicon efficiency and boost productivity, please visit: www.arithmatica.com.
|
Related News
- Atmel Expands ARM Cortex-M4 based Flash Microcontroller Family With New Advanced Connectivity Peripherals and Floating Point Unit
- ZTE Licenses Mentor Graphics Inflexion UI Technology to Develop Advanced 3D Smartphone User Interfaces
- Start-up OptNgn Offers a Floating Point VHDL Library as Open Source
- Falanx Microsystems and Zoran Deliver Advanced Graphics and 3D Gaming to Multimedia Mobile Phones
- Xilinx Strengthens DSP IP Library with New Floating-Point and Digital Video Broadcasting S2 Cores
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |