English
Panelists explore system-to-silicon link
Richard Goering, EE Times
(05/31/2006 10:53 AM EDT)
PRIEN, Germany — How can designers produce manufacturable silicon from system-level specifications? Panelists at the Medea+DAC (Design Automation Conference) here had some suggestions Tuesday (May 30), including formal specifications, abstracted hardware-software interfaces and the use of regularity in silicon fabrics.
Panel moderator Joseph Borel, retired vice president of STMicroelectronics, noted that total development costs for 65-nm chips are nearing $40 million, making it more important than ever to get designs right the first time. He called for "applications design platforms" in which formal specs can be reduced to RTL design, and physical layout is aware of design-for-manufacturability (DFM) issues.
Eric Bantegnie, president of Esterel Technologies, presented formal modeling languages as an enabler for electronic system level (ESL) design. "You can automate the ESL to RTL link if you build ESL on solid formal foundations," he said.
(05/31/2006 10:53 AM EDT)
PRIEN, Germany — How can designers produce manufacturable silicon from system-level specifications? Panelists at the Medea+DAC (Design Automation Conference) here had some suggestions Tuesday (May 30), including formal specifications, abstracted hardware-software interfaces and the use of regularity in silicon fabrics.
Panel moderator Joseph Borel, retired vice president of STMicroelectronics, noted that total development costs for 65-nm chips are nearing $40 million, making it more important than ever to get designs right the first time. He called for "applications design platforms" in which formal specs can be reduced to RTL design, and physical layout is aware of design-for-manufacturability (DFM) issues.
Eric Bantegnie, president of Esterel Technologies, presented formal modeling languages as an enabler for electronic system level (ESL) design. "You can automate the ESL to RTL link if you build ESL on solid formal foundations," he said.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Cadence and CoWare Alliance to Provide Unified System-to-Silicon Design Solution
- System houses remain weak link for silicon foundries
- Alphawave Semi and proteanTecs Collaborate to Provide System Insights and Analytics for Custom Silicon and Chiplets
- MIPI DevCon Returns to Silicon Valley to Explore MIPI in Automotive, IoT and Mobile
- Innovium Adopts the Cadence Innovus Implementation System for Its Highly Scalable Switch Silicon Family for Data Centers
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards