Process Detector (For DVFS and monitoring process variation)
IP Cores, Inc. Announces Two New Multi-Gigabit IP Combo AES/LRW and AES/GCM Cores for System on Chip (SoC) Design
Palo Alto, California -- June 12, 2006 -- IP Cores, Inc., setting the benchmark for security IP cores, today announced two silicon IP cores supporting new industry standards. New GLM1 and GLM2 IP cores enable System on Chip (SoC) vendors to build compact processors that support the AES/LRW and AES/GCM cryptographic algorithms.
"Addition of the combo IP cores to our portfolio continues our tradition of providing high value to SoC vendors by offering small-size, high-performance cores at low acquisition cost," said Dmitri Varsanofiev, CTO of IP Cores. "Our IP customers convert the small area requirements of our cores into a competitive advantage for their chips."
High-speed Encryption Protects Data in Storage and inside the Network
Advanced Encryption Standard (AES) is used to provide data security in storage, for example on a hard drive or tape, or on the network. Addressing the market demand for integrated high-speed AES crypto solutions for these two markets, IP Cores' GLM1 and GLM2 implement the AES/LRW and AES/GCM modes in a single core. GLM1 and GLM2 support 128-bit and 256-bit keys for design flexibility. GLM1 is designed for throughput of 12.8 Mbits per MHz, GLM2 delivers 25.6 Mbits per MHz.
AES/LRW cipher is used in the IEEE standard P1619 for hard disk encryption and P1619.1 for tape encryption. Both GLM1 and GLM2 in addition to AES/LRW also include the AES/GCM cipher designed to provide data security and authentication. AES/GCM allows parallelizable authentication implementations and therefore can be used for communication channels that require very high-speed authenticated encryption, such as supporting IEEE 802.1AE security for Ethernet networks, or IPsec RFC 4106. GLM1 and GLM2 configurations support AES/GCM and AES/LRW authenticated encryption throughput up to 10 Gbps in a single core using 130 nm process, with easy parallelization. Gate count for a fully self-contained GLM1 starts at 30K gates.
GLM1 and GLM2 contribute to the IP Cores' efficient portfolio of AES-based security IP cores. Cores are available in multiple configurations to meet specific SoC throughput, power, and gate count goals. For more information about IP Cores' product line, please visit www.ipcores.com.
About IP Cores, Inc.
IP Cores is a fast-moving company in the field of security IP cores. Founded 2 years ago, the company provides IP cores to protect communications and intellectual property.
|
IP Cores, Inc. Hot IP
Related News
- IP Cores, Inc. Ships a Multi-Gigabit Combo AES/XTS, AES/CBC and AES/GCM IP Core for Attached Storage Applications
- IP Cores, Inc. Announces New Multi-Gigabit IP Combo AES/XEX and AES/GCM Core Supporting New IEEE P1619 Draft Standard
- Jetstream Media Technologies Announces Multi-Gigabit GCM CCM XTS Triple-Mode Security IP Core
- SafeNet Announces New Multi-Gigabit Security IP Cores for System on Chip Designs
- LSI Logic extends leadership in high-speed serial interconnect with two GigaBlaze 0.11-micron multi-gigabit transceiver cores
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |