G2 Microsystems Adopts LogicVision's ETCompression ATPG Product
ETCompression Offers Reduction in Test Times and Quality Data
SAN JOSE, Calif. -- June 12, 2006 -- LogicVision, Inc., a leading provider of yield learning capabilities that enable its customers to quickly and efficiently improve product yields, today announced that G2 Microsystems, Inc. has adopted LogicVision's ETCompresssion product to address cost of test and quality. LogicVision's ETCompression technology enables scan compression that reduces test time by up to 10x and test volume by up to 100x over traditional scan techniques. In addition, ETCompression's ability to perform at-speed test under conditions that mimic the true conditions of functional operation makes it stand out as a compression solution for nanometer level designs.
"We have seen the possibilities for achieving lower test times and high test coverage under functional conditions with LogicVision's ETCompression," said Geoff Smith, V.P. Engineering of G2 Microsystems. "The automated RT level test analysis, generation and insertion flow means minimal impact to our design schedules. Test cost reduction, and increased quality for our customers were the driving forces leading to our adoption of ETCompression."ETCompression is a deterministic test compression solution that builds upon LogicVision's industry leading embedded logic test solutions. In addition to providing test time and test volume compression values equal to other third party compression solutions, ETCompression uniquely provides true at-speed launch-on-shift test application using LogicVision's patent pending Burst- Mode(TM) test timing architecture. This provides both very high transition fault coverage as well as signal integrity screening through run-time control of internal scan rates and functional clock cycle spreading. A hierarchical architecture provides both high scalability and full core reuse leading to significant integration efficiencies and time-to-market savings.
G2 Microsystems offer highly integrated, ultra low-power system-on-chip solutions for active RFID applications. G2 Microsystems is developing a range of ultra low-power chips that leverage the widely deployed Wi-Fi(TM) (IEEE 802.11) network. These system-on-chip (SoC) solutions provide the right balance of cost, power, functionality, and size to meet the demanding asset tracking and monitoring requirements in industries including healthcare, automotive, transportation, government, biopharmaceutical, oil, gas, and chemical.
"At higher levels of integration, customers now demand high levels of coverage under conditions that simulate the actual usage of the chip," said Jim Healy, president and CEO for LogicVision. "The highest level of fault coverage isn't enough if the chip fails in the field. ETCompression offers the convenience of scan, a hierarchical architecture that allows significant cost reduction, and the ability to test highly integrated SoCs at-speed."
About LogicVision, Inc.
LogicVision, Inc. provides unique yield learning capabilities in the design for manufacturing space. These capabilities enable its customers, leading semiconductor companies, to more quickly and efficiently learn to improve product yields. The company's advanced Design for Test (DFT) product line, ETCreate, works together with ETAccess and SiVision yield learning applications to improve profit margins by reducing device field returns, reducing test costs, and accelerating both time to market and time to yield. LogicVision solutions are used in the development of semiconductor ICs for products ranging from digital consumer goods to wireless communications devices and satellite systems. LogicVision was founded in 1992 and is headquartered in San Jose, Calif. For more information visit http://www.logicvision.com.
About G2 Microsystems
G2 Microsystems designs and markets ultra low-power, active MRM system-on- a-chip ICs that provide active asset tracking leveraging existing wireless IEEE 802.11 network infrastructures. Our SoCs significantly reduce the Total Cost of Ownership of deploying global asset tracking systems so that businesses can achieve greater utilization of their mobile assets and improve operational efficiencies. G2 Microsystems is a privately-held semiconductor company, with headquarters in the U.S. and research and development based in Australia. Major investors in the company include Siemens Venture Capital, UPS Strategic Enterprise Fund, Starfish Ventures and DB Capital Partners, the private equity and venture capital arm of Deutsche Asset Management (Australia) Ltd. G2 Microsystems can be contacted at http://www.g2microsystems.com.
|
Related News
- Agere Systems Adopts LogicVision Technology to Improve Quality and Speed Time-to-Market for Agere's Gigabit Ethernet Chips
- Via Technologies, Inc. Adopts LogicVision's Embedded Test
- Sun Microsystems Standardizes on LogicVision's Embedded Test Solutions
- Preferred Networks Inc. adopts Siemens' PowerPro software for next-generation AI chip design
- SiliconAuto adopts Siemens' PAVE360 to accelerate pre-silicon ADAS SoC development
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |