English
Tarek Established Japan Distribution Channel with Applistar
Cupertino, Calif. - June 21, 2006 - Tarek Verification Systems (Tarek) has signed a reseller agreement with the Applistar Corporation (Applistar) for distributing PCIE-VR, a highly automated PCI Express verification IP, to its customers in Japan.
PCIE-VR supports all the PCI Express standards, 1.0a, 1.1, and the coming Gen2. All PCIE designs, such as root complex, switches, end points, and bridges, are supported at both Register-Transfer Level (RTL) and Electronic System Level (ESL). To integrate a PCIE design, PCIE-VR uses standard interfaces, such as serial, PIPE, 8/10b, and parallel. A compliance test suite that implements the PCIE compliance checklist from PCI-SIG is also included.
Tarek's PCIE-VR not only fully models and monitors PCI Express functionality, timing, and protocols but also generates realistic sophisticated concurrent-test scenarios automatically in all the three layers. For the transaction layer verification, PCIE-VR features a multi-threaded traffic generator that greatly simplifies the verification of concurrent access to the designs. For the data link and physical layers, PCIE-VR features powerful randomized state transition loop mechanisms that exhaustively verify the flow control protocol, DLCMSM, and LTSSM.
About Tarek
Tarek Verification Systems was founded in 2004. It researches and develops test case automation solutions and highly automated verification IPs for repeatable on-time first-silicon success and significantly shorter time to market. Tarek\'s innovative technology enables verification engineers as well as designers to create quality and sophisticated tests automatically. For more information, please visit www.tarek.com.
About Applistar
Applistar Corporation was founded in 2001 by industry veterans in ASIC design and EDA field. Applistar provides ASIC design solutions in Japan. For more information, please visit www.applistar.com.
PCIE-VR supports all the PCI Express standards, 1.0a, 1.1, and the coming Gen2. All PCIE designs, such as root complex, switches, end points, and bridges, are supported at both Register-Transfer Level (RTL) and Electronic System Level (ESL). To integrate a PCIE design, PCIE-VR uses standard interfaces, such as serial, PIPE, 8/10b, and parallel. A compliance test suite that implements the PCIE compliance checklist from PCI-SIG is also included.
Tarek's PCIE-VR not only fully models and monitors PCI Express functionality, timing, and protocols but also generates realistic sophisticated concurrent-test scenarios automatically in all the three layers. For the transaction layer verification, PCIE-VR features a multi-threaded traffic generator that greatly simplifies the verification of concurrent access to the designs. For the data link and physical layers, PCIE-VR features powerful randomized state transition loop mechanisms that exhaustively verify the flow control protocol, DLCMSM, and LTSSM.
About Tarek
Tarek Verification Systems was founded in 2004. It researches and develops test case automation solutions and highly automated verification IPs for repeatable on-time first-silicon success and significantly shorter time to market. Tarek\'s innovative technology enables verification engineers as well as designers to create quality and sophisticated tests automatically. For more information, please visit www.tarek.com.
About Applistar
Applistar Corporation was founded in 2001 by industry veterans in ASIC design and EDA field. Applistar provides ASIC design solutions in Japan. For more information, please visit www.applistar.com.
|
||||||
Related News
- Tarek Established Distributor Channel with DSM Silicon Solutions
- Codasip Expands its Global Reach by Signing Channel Partnerships throughout Asia
- DarbeeVision Enters Into Channel Partnerships in Taiwan, Japan and Korea
- LogicVision Establishes Distribution Channel in Taiwan with Avant Technology Inc.
- eASIC and INNOTECH Form Strategic Partnership for Distribution of Programmable ASIC Products in Japan
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |