Actel CEO John East comments on the FPGA market metamorphosis
By John East, CEO, Actel Corp.
June 23, 2006 -- pldesignline.com
With the move to each new digital integrated circuit process generation, the industry roars down the same perilous road: "ASIC Deployment Costs Avenue." Inevitably, the sheer magnitude of these costs has made the ASIC option evolve into the purview of the few, available only to companies with the resources, experience, and volumes to justify the astronomical development costs and risks. At the same time, design complexity has also increased. So, ASIC respins have become not only more common, but more costly as well.
Fortunately, over time, field-programmable gate arrays (FPGAs) have grown in capacity, performance, and capability, incorporating more and more of the system functionality and providing desirable flexibility to the system. Naturally, this metamorphosis in the FPGA market has given designers reason to pause and ask: "Can I use an FPGA instead of an ASIC to save time and money?"
Is the one-for-one replacement of FPGA for ASIC akin to driving the wrong way down a one-way street?
We believe the answer is a resounding "No!"
E-mail This Article | Printer-Friendly Page |
Related News
- Actel Rolls Out Industry's First FPGA-Based System Management for MicroTCA Market
- Actel Brings Portable Market in From the Cold With Industry's Lowest Power FPGA Family
- Actel and ARM Sign Landmark Agreement to Bring ARM7 Processor Family to Burgeoning FPGA Market
- Efinix Releases Topaz Line of FPGAs, Delivering High Performance and Low Power to Mass Market Applications
- John Chubb becomes Sondrel's CEO
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards