Genesys Testware Adds Top-Down Insertion of Test and Repair Circuits for Embedded Memory
System IC designers using ArraytestMaker(TM) can now specify the naming conventions for memories, policies for sharing test and repair circuits between memories and strategies for interconnecting testable memories in a compact script. Policies for sharing are based on memory type, memory bit count, memory hierarchical path, and physical location of memory if available. Strategies for interconnection are based on test circuit functionality, test circuit hierarchical path and the physical location of memories. ArraytestMaker(TM) automatically models memories, creates testable embedded memories, inserts testable embedded memories into user design, integrates the system of testable embedded memories to the top level of the design, and generates full chip test patterns.
"We can efficiently add test and repair circuits to system IC with hundreds of memories using the new automated, top-down, behavioral insertion flow in Genesys ArraytestMaker, that is integrated with popular IC implementation platforms from Synopsys, Cadence and Magma," said Vinod Sutrave, President of Network Silicon, Inc., a leading IC design services company. "The time for engineering changes before tape-out is reduced from weeks to days using the new flow."
"We are pleased to learn about the addition of top-down insertion of test and repair circuits for embedded memory to Genesys ArraytestMaker," said Mo Tamjidi, President of Dolphin Technology Inc., a leading provider of high performance embedded memory and memory compiler products. "I am sure that all of our mutual customers will find this new feature very useful."
"Nanometer system IC contain hundreds of memory instances," said Bejoy Oomman, President of Genesys Testware. "Even inexperienced engineers can now optimize the yield and quality of all memories in a nanometer system IC in a few days time."
Top-down insertion of embedded test and repair circuits for memory is available at no additional cost to existing users of ArraytestMaker(TM) now.
This new feature will be demonstrated during the upcoming 43rd Design Automation Conference that will be held from July 24-27, 2006 at the Moscone Center, San Francisco, California in Exhibitor Booth #1023.
About Genesys Testware
Genesys Testware, Inc. provides tools to improve yield, quality and cost of nanometer ICs. Its products are all silicon-proven in various customer designs. Genesys Testware's corporate headquarters are located at 76 Whitney Place, Fremont, CA 94539. For more information, please visit the company's web site at http://www.genesystest.com.
|
Related News
- Genesys Testware adds efficient automated insertion of embedded test and repair circuits for memory
- Synopsys Enhances DesignWare Memory Test and Repair Solution for Embedded MRAM
- Synopsys' DesignWare STAR Memory System's New Test and Repair Capabilities Speed Embedded Memory Repair Time by 10x
- Imagination Technologies Adopts Synopsys STAR Memory System for Embedded Memory Test and Repair for New MIPS Processor
- Synopsys Introduces Industry's First On-Chip Memory Test and Repair Solution for Embedded Flash
Breaking News
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
- BrainChip Gives the Edge to Search and Rescue Operations
- Shifting Sands in Silicon by Global Supply Chains
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |