Startup takes dual IP, ESL role
(07/17/2006 9:01 AM EDT)
SANTA CRUZ, Calif. — CebaTech Inc., launched in 2004 by a group of chip designers who had developed high-level compilation technology for their own needs, this week will announce plans to offer both TCP/IP intellectual property (IP) and the C-language compiler that was used to create it.
CebaTech (Eatontown, N.J.) was started by designers who had developed a behavioral Verilog-to-RTL compiler at Sandgate Technologies in 2000. At that time, Tim Sullivan, former general manager of Lucent's optical area networking division, contracted with the Sandgate engineers to build a 1-Gbyte transport offload engine. Sullivan later joined up with three former Sandgate engineers to launch CebaTech, which he heads as president and CEO.
CebaTech today is expected to divulge plans to offer a tool that can compile C-language descriptions in- to synthesizable register-transfer-level code, as well as compile untimed C into cycle-accurate C models. The company claims to support an electronic system-level (ESL) design methodology that allows an entire system-on-chip to be coded in C and to run in a native C software environment where the cycle-accurate model precisely represents the behavior of the generated RTL.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Arasan Announces immediate availability of its I3C Host / Device Dual Role Controller IP
- Innovative Logic Inc. and M31 Technology Introduce a USB-IF Certified Complete SuperSpeed USB 3.0/2.0 Dual Role IP Solution
- Innovative Logic Announced Licensing of Their USB3.1 SuperSpeedPlus Dual Role IP
- Mentor Graphics Vista ESL Platform Takes Center Stage in Mentor's ESL Strategy with Expanded Functionality
- Synopsys Releases Wireless USB WHCI Host and Dual-Role Device IP Based on the Certified Wireless USB Specification From USB-IF
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X