TTPCom announces availability of 3G DigRF interface module
TTPCom's product is a complete implementation of the latest version of the specification and supports dual-system GSM/(E)-GPRS and WCDMA, together with HSDPA.
Since its launch in 2004, DigRF has become the de-facto interface between digital basebands and RF ICs. The specification defines an efficient physical interconnect between baseband and RF integrated circuits for digital cellular terminals. For 3G, only a six-wire link is required to carry the transmit data, receive data, status and control together with the system clock between the two devices. A serial communications protocol ensures robust operation and includes optimisations for power consumption and sleep capability.
The DigRF standard ensures that compliant RF and baseband ICs can communicate directly with each other, removing the need for an intermediate mixed signal device. The standard places few constraints on the internal architectures of the ICs, to maximise scope for suppliers to differentiate through innovation and efficient design.
"As a founding member of the DigRF working group, TTPCom has long been an advocate of the DigRF initiative," comments Charles Sturman, RF product manager at TTPCom. "We recognised the potential for optimisation that DigRF offers early on and by making our 3G interface module available now we hope to ease the transition from 2G to 3G which many developers are currently facing. The existing DigRF standard has already succeeded in reducing component size and cost whilst increasing flexibility and choice. As the 3G handset market ramps up, it too faces aggressive cost and power targets, so 3G chipsets have a great deal to gain from DigRF."
TTPCom's 3G DigRF interface module consists of:
- DigRF control logic and register bank for both RF and Baseband ICs
- Digital signal processing path including channel filtering; modulation, pulse shaping and correction
In addition to the 2G and 3G DigRF interface modules, TTPCom also offers comprehensive RF system design services in 3GPP-based standards such as GSM, EDGE, WCDMA, LTE and UMA.
|
Related News
- PRO DESIGN Extends FPGA Based Prototyping Portfolio With proFPGA XCVU13P Module - Offering Highest Interface and System Performance
- S2C's Latest Prodigy Interface Module For Juno ARM Development Platform Speeds FPGA Prototyping And Increases Scalability
- ACCO Semiconductor Announces World's Most Integrated Power Amplifier Module for 3G/LTE Smartphones
- OmniPhy Announces 2.5v I/O Transistor based Mixed Signal PHY Availability in TSMC 28nm HPM
- Synopsys Announces Immediate Availability of Broad Portfolio of Interface IP for TSMC's 20SoC Process
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |