CPU Tech and IBM Collaborate on New Class of Semiconductor Devices; Acalis(TM) Programmable Semiconductor Devices add Flexibility, Capacity and Software Compatibility to Multi-Core Processing Solutions
"Size, power and throughput limitations associated with microprocessors are driving the adoption of multi-core computing," said Edward King, CPU Tech's CEO. "SoC technology can effectively solve these problems. However, transition to the multi-core era presents the additional challenge of software compatibility. Acalis, the world's first FPMC product line, can directly execute unmodified legacy application software and simultaneously execute IBM PowerPC multi-core software on a single chip device."
This new generation of programmable semiconductor devices combines the flexibility of FPGAs with the speed and capacity of ASICs. The Acalis family is applicable to a broad range of general purpose and embedded computing systems. Customers can exploit the functionality, performance and compatibility characteristics of a single FPMC across multiple product lines.
Combining CPU Tech's experience and IP with IBM's PowerPC technology will provide customers a programmable, high performance, SoC solution capable of helping customers modernize legacy systems into leading edge systems," said Ron Martino, Director of PowerPC Standard Products, IBM Technology Collaboration Solutions. "We are excited about working with CPU Tech and their new Acalis product offerings."
About CPU Technology, Inc.
CPU Technology, Inc. develops and supplies Compatible System-on-a-Chip solutions for the high-end computing market. The company's products and services directly address the challenges associated with the transformation of microprocessor-based electronic systems to the SoC / MultiCore era. CPU Tech is a privately held company founded in 1989 with headquarters in Pleasanton, CA, and business development offices in Reston, VA. Current investors include The Carlyle Group. Visit www.cputech.com for additional information.
|
Related News
- Software limits multi-core ICs, panelists say
- Freescale announces industry's first 90nm multi-core programmable DSPs in volume production
- Intel will demo its first multi-core CPU at IDF
- AXYS Design Delivers Software Development Support For ARM Powered Multi-Core Designs
- Microchip Technology Expands Processing Portfolio to Include Multi-Core 64-bit Microprocessors
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |