Deal enables MOSIS to offer XAP 16-bit processors
(07/21/2006 4:55 AM EDT)
LONDON — Cambridge Consultants has teamed up with multi-project wafer (MPW) services provider, MOSIS, to enable royalty-free access to their XAP4 and XAP5 16-bit RISC processor cores.
Customers only have to pay 20% of the nominal license fee during prototype production with the balance of the fee not being due until devices go into volume production or are sold.
XAP processors are delivered in Verilog RTL and users can verify their systems in FPGA before proceeding to ASIC synthesis.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Cambridge Consultants XAP5 core sets new standard for 16-bit processors
- CMX Systems announces unique, embeddable SNMP functionality for CMX-MicroNet TCP/IP stack for 8-bit, 16-bit and DSP processors
- CMX announces CMX-MicroNet Networking stack for 8- and 16-Bit Processors
- Brite Launches High-Precision 16 bit SAR ADC
- eASIC and EnSilica Announce 16-bit and 32-bit Soft Processors for eASIC Nextreme Devices
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards