Virage Logic Library Powers SOCLE's Structured ASIC Platforms
SAN FRANCISCO--July 24, 2006--Virage Logic (Nasdaq:VIRL), a pioneer in Silicon Aware IP(TM) and leading provider of semiconductor intellectual property (IP) platforms, today announced SOCLE Technology Corporation has licensed the Area, Speed and Power (ASAP) Logic(TM) 130-nanometer (nm) Metal Programmable library to serve as crucial enabling technology for their recently announced structured ASIC System-on-Chip (SoC) design platforms, named Cheetah ASIC. SOCLE, a leading service provider of SoC design platforms and services, licensed the ASAP Logic Metal Programmable library for their structured ASIC offering to provide improved productivity, design flexibility and fast design turnaround time, while allowing for significant savings in non-recurring engineering (NRE) costs.
"Our structured ASIC platform is designed to provide our customers with over 50 percent NRE savings and cut their design time and production flow in half," said Eric Li, vice president of marketing at SOCLE. "Virage Logic's patented ASAP Logic Metal Programmable library is a key enabling technology for our standard and custom-made platform cores."
SOCLE's SoC structured ASIC platform utilizes the ASAP Logic Metal Programmable library as a design fabric, providing complete functionality changes by performing partial changes to a metal mask. This design methodology is utilized in their ARM9/ARM7 SoC platform, Media Platform, SoC Connectivity Platform and custom-made platform products.
"SOCLE's decision to use Virage Logic's ASAP Logic Metal Programmable library for their new SoC structured ASIC platform underscores the key benefits this patented enabling technology provides," said Jim Ensell, senior vice president of marketing and business development at Virage Logic. "We are confident that SOCLE's customers can now have access to maximum design flexibility while realizing reduced turnaround time and significant cost savings."
About The Virage Logic ASAP Logic Product Line
The Virage Logic ASAP Logic product line contains application-optimized libraries targeted to unique market requirements and is based on Virage Logic's proprietary and patented routing methodology and cell architecture. ASAP Logic Metal Programmable Cell Libraries are used in SoC designs to economically enable functional reprogrammability by changing only a few metal and via masks, and are often used as a design fabric for structured ASICs. ASAP Logic Standard Cell Libraries are optimized for area, speed, and power and provide up to a 30 percent increase in utilization when compared to conventional standard cell libraries.
About SOCLE Technology
SOCLE Technology is dedicated itself into providing professional SoC design platform solutions and SoC design services. SOCLE's main R&D team is made up of employees from major hi-tech companies around the globe and possesses broad experience in SoC design. SOCLE Technology owns solid design teams and core technologies, and its service scope not only covers major system providers and IC design companies in Taiwan, but also expands to those in USA, Korea and China. SOCLE Technology offers world-leading design platform solutions and design services for IP and SoC. SOCLE Technology not only successfully breaks through the barrier for SoC design by adopting technologies of "SoC design implementation platform" and "SoC hardware design platform," but also significantly improve the integrating function of SoC. SOCLE Technology's mature design platform solutions and professional design services will substantially increase your silicon success and your competitiveness of SoC. SOCLE Technology can be found on the web at www.socle-tech.com.
About Virage Logic Corporation
Founded in 1996, Virage Logic Corporation (Nasdaq:VIRL) rapidly established itself as a technology and market leader in providing advanced embedded memory intellectual property (IP) for the design of complex integrated circuits. Now, as the company celebrates its 10th anniversary, it is a global leader in semiconductor IP platforms comprising embedded memories, logic, and I/Os and is pioneering the development of a new class of IP called Silicon Aware IP(TM). Silicon Aware IP tightly integrates Physical IP (memory, logic and I/Os) with the embedded test, diagnostic, and repair capabilities of Infrastructure IP to help ensure manufacturability and optimized yield at the advanced process nodes. Virage Logic's highly differentiated product portfolio provides higher performance, lower power, higher density and optimal yield to foundries, integrated device manufacturers (IDMs) and fabless customers who develop products for the consumer, communications and networking, hand-held and portable, and computer and graphics markets. The company uses its FirstPass-Silicon(TM) Characterization Lab for certain products to help ensure high-quality, reliable IP across a wide range of foundries and process technologies. The company also prides itself on providing superior customer support and was recently named Customer Service Leader of the Year in the Semiconductor IP Market by Frost & Sullivan. Headquartered in Fremont, California, Virage Logic has R&D, sales and support offices worldwide. For more information, visit www.viragelogic.com.
|
Related News
- DINI Group Verifies Compatibility of Northwest Logic's PCI Express Cores with Virtex-7 ASIC Prototyping Platforms
- Open Virtual Platforms (OVP) Releases Vendor-Verified High Performance Models of Virage Logic's ARC Processors
- MorethanIP releases the industry's first Ethernet L2 Switch Engine for Programmable Logic Devices and structured ASIC
- Faraday's client – Skymedi produced the world's first MultiMediaCard™ 4.0 chip using Faraday's 0.18um Structured ASIC Library
- Magma Announces Support for Faraday's Structured ASIC Platforms
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |