Virage Logic and MIPS Technologies Introduce New Core-Optimized IP Kits for MIPS32(R) 24K(R), 24KE(TM) and 34K(TM) Core Families in 90nm G Process
SAN FRANCISCO -- July 24, 2006 -- MIPS Technologies, Inc. (NASDAQ:MIPS) and Virage Logic Corp. (NASDAQ:VIRL), a pioneer in Silicon Aware IP(TM) and leading provider of semiconductor intellectual property (IP) platforms, today announced the availability of new jointly-developed Core-Optimized IP Kits. Leveraging Virage Logic's Area, Speed and Power (ASAP) Memory(TM) and ASAP Logic(TM) High-Speed (HS) IP, the new series of Core-Optimized IP Kits provides MIPS Technologies' customers with IP that is specifically tuned to maximize the performance of MIPS(R) processor cores.
The Core-Optimized IP Kits target the MIPS32(R) 24K(R), 24KE(TM) and 34K(TM) families of processor cores for manufacture on TSMC's 90-nanometer (nm) G process. The 24K and 24KE processor core families can achieve clock frequencies of 660 MHz, using only nominal threshold transistors when implemented with the Core-Optimized IP Kits.
"With the introduction of new Core-Optimized IP Kits for the 90nm G process, our customers can further benefit from our continued relationship with Virage Logic and the combined expertise of two industry leaders," said Jack Browne, vice president of marketing at MIPS Technologies. "SoC designers can now utilize this added performance more efficiently to accelerate their time-to-market and generate a significant competitive advantage."
"Virage Logic has long been a trusted IP partner that customers turn to for highly differentiated IP that is optimized for performance and reliability," said Jim Ensell, senior vice president of marketing and business development at Virage Logic. "We're delighted that our collaborative efforts with MIPS Technologies continue to provide our mutual customers with integrated solutions that help them meet their high performance system design requirements."
About the MIPS32 24K, 24KE and 34K Core Families
The MIPS32 24K and 24KE core families offer performance of 660 MHz in a 90 nanometer G process, the highest frequency available in licensable 32-bit synthesizable cores for embedded markets, while minimizing design time and reducing product costs. These processor cores are suited to embedded consumer applications such as digital and interactive TVs, set-top boxes and DVD players. The 24KE cores integrate the MIPS(R) DSP Application-Specific Extension (ASE), providing up to 3x the signal processing performance over a range of embedded applications, when compared to RISC implementations without the DSP ASE.
The 34K(TM) core family is the first series of licensable MIPS cores that offers SoC designers a superior multi-threading solution to boost system performance while significantly reducing overall SoC die area, cost, and power consumption. The 34K cores are designed to mask the effect of memory latency and other short-term pipeline stalls by increasing processor utilization. As one thread stalls for memory, additional threads are fed into the pipeline, resulting in a significant gain in application throughput.
Availability
Virage Logic's Core-Optimized IP Kits for the MIPS32 24K, 24KE and 34K cores, tuned to TSMC's 90nm G process, are now available for general distribution from Virage Logic.
About MIPS Technologies
MIPS Technologies, Inc. is a leading provider of industry-standard processor architectures and cores for digital consumer and business applications. The company drives the broadest architectural alliance that is delivering 32- and 64-bit embedded RISC solutions. The company licenses its intellectual property to semiconductor companies, ASIC developers and system OEMs. MIPS Technologies and its licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products. The company is based in Mountain View, Calif., and can be reached at 650-567-5000 or www.mips.com.
About Virage Logic Corporation
Founded in 1996, Virage Logic Corporation (Nasdaq:VIRL) rapidly established itself as a technology and market leader in providing advanced embedded memory intellectual property (IP) for the design of complex integrated circuits. Now, as the company celebrates its 10th anniversary, it is a global leader in semiconductor IP platforms comprising embedded memories, logic, and I/Os and is pioneering the development of a new class of IP called Silicon Aware IP(TM). Silicon Aware IP tightly integrates Physical IP (memory, logic and I/Os) with the embedded test, diagnostic, and repair capabilities of Infrastructure IP to help ensure manufacturability and optimized yield at the advanced process nodes. Virage Logic's highly differentiated product portfolio provides higher performance, lower power, higher density and optimal yield to foundries, integrated device manufacturers (IDMs) and fabless customers who develop products for the consumer, communications and networking, hand-held and portable, and computer and graphics markets. The company uses its FirstPass-Silicon(TM) Characterization Lab for certain products to help ensure high quality, reliable IP across a wide range of foundries and process technologies. The company also prides itself on providing superior customer support and was recently named Customer Service Leader of the Year in the Semiconductor IP Market by Frost & Sullivan. Headquartered in Fremont, California, Virage Logic has R&D, sales and support offices worldwide. For more information, visit www.viragelogic.com.
|
Related News
- Virage Logic and MIPS Technologies Collaborate to Offer Core-Optimized IP Kits for MIPS32(R) 24K(R), 24KE(TM) and 34K(TM) Core Families Via www.viragelogic.com
- Open-Silicon Licenses MIPS32(R) 24KEc(TM) Pro Core and Virage Logic Core-Optimized IP Kit for Future ASIC Development
- Virage Logic and Tensilica Introduce Core-Optimized IP Kits for Tensilica's Diamond Standard Processors
- Virage Logic and MIPS Technologies Accelerate Processor Performance With Core-Optimized IP Kits
- Virage Logic Extends Non Volatile Memory Leadership; Announces AEON(R) Multi-Time Programmable Parallel NVM Qualified in TSMC 130nm G Process
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |