Lattice FPGA IP Support Expands With Multimedia Cores From Art of Silicon
Art of Silicon Optimizes JPEG IP Cores for the LatticeECP2, LatticeSC & LatticeXP FPGA Devices
HILLSBORO, OR - JULY 24, 2006 - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the availability of multimedia intellectual property (IP) cores from Art of Silicon, a new member of the ispLeverCORE™ Connection IP partners program. Through the program, Lattice and Art of Silicon will provide complete system solutions for their mutual customers who are integrating system-level IP with the most advanced FPGA silicon architectures. The Lattice Connection program allows customers to easily access and integrate approved third-party IP products into Lattice programmable devices.
“Lattice is pleased to expand into the multimedia IP arena with our new partner, Art of Silicon. Through our partnership, we will address this rapidly growing market with the best silicon and IP solutions available,” said Stan Kopec, Lattice corporate vice president of marketing. “Art of Silicon’s in-depth multimedia expertise will provide the highest quality solutions to our customers.”
"Art of Silicon is pleased to join the ispLeverCORE Connection Program, and to offer our JPEG cores for Lattice FPGAs," said Tom Watts, Director of Art of Silicon. "We have been impressed with the performance and features of Lattice's new generation of FPGAs and will port more of our IP cores in the future."
IP Cores from Art of Silicon
Art of Silicon has ported, optimized and tested Grayscale and Color versions of JPEG encoder and decoder IP cores on LatticeECP2™, LatticeSC™ and LatticeXP™ FPGA devices. All cores support baseline JPEG encode/decode per ISO/IEC 10918-1 and provide extremely competitive implementation results. Full datasheets for these cores are available on the Lattice website: http://www.latticesemi.com/products/intellectualproperty/artofsiliconcores
Availability
These cores are available now in netlist format for immediate purchase from Art of Silicon. Customers should contact Art of Silicon for pricing. Art of Silicon also offers a variety of additional packaging and licensing options to suit specific customer needs. By leveraging partner IP products, customers can quickly implement a wide variety of functions in Lattice programmable devices.
About Art of Silicon
Art of Silicon provides design services and IP cores for customers targeting both ASIC and FPGA devices. Art of Silicon is developing a comprehensive suite of silicon intellectual property, enabling our customers to accelerate their development of exciting multimedia devices. Art of Silicon Ltd. is based in Bristol, UK. For more information please visit the Art of Silicon website: http://www.artofsilicon.com/
About Lattice Semiconductor
Lattice Semiconductor Corporation provides the industry’s broadest range of Field Programmable Gate Arrays (FPGA) and Programmable Logic Devices (PLD), including Field Programmable System Chips (FPSC), Complex Programmable Logic Devices (CPLD), Programmable Mixed-Signal Products (ispPAC®) and Programmable Digital Interconnect Devices (ispGDX®). Lattice also offers industry leading SERDES products.
Lattice continues to deliver “More of the Best” to its customers with comprehensive solutions for system design, including an unequaled portfolio of high performance, non-volatile and low cost FPGAs.
Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets. For more information, visit http://www.latticesemi.com
|
Related News
- Lattice Expands CrossLink-NX FPGA Family of Best-in-Class Low Power FPGAs for Smart and Embedded Vision Systems
- Lattice Diamond 3.11 Software Adds Support for New MachXO3D FPGA
- Lattice Semiconductor Expands ECP5 FPGA Family
- Pleora Expands Market-Proven GigE Vision IP Core with Xilinx FPGA Support
- Lattice and Flexibilis Announce First FPGA Ethernet Switch IP Cores With HSR (IEC 62439-3) Protocol Support
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |